

R33 INTEL UMA/DISCRETE SYSTEM DIAGRAM

01

+3V/+5V S5
PG.35

+1.05V_VTT
PG.38

CPU Core
PG.40~41

DDR3
PG.37

VCCSA
PG.36

Charge
PG.34

Dis-Charge
PG.39

+VGACORE
PG.42

+1.0V_VGA
PG.43

SODIMM1
Max. 4GB
PG.12

SODIMM2
Max. 4GB
PG.13

INTEL IVY
37.5mm X 37.5mm
989pin PGA
TDP 35W
PG.2~5

AMD Thames XT
29mm X 29mm
TDP 25W
PG.14~20

VRAM
128Mx16x8,128bit
PG.21~22

HDD
PG.32

ODD
PG.32

INTEL PCH Panther Point
PG.6~11

USB3.0 Ports X2
PG.28

Webcam
PG.23

LAN
RTL8105EH
10/100
PG.29

WLAN BT COMBO
PG.33

Accelerometer
PG.33

Card Reader
RTS5229
PG.26

KBC
EnE KB3930QF A2
PG.30

KB PG.31

TP PG.31

ROM PG.30

FAN PG.32

AUDIO CODEC
IDT 92HD87
ICT
PG.27

Speaker
PG.27

HP/MIC
PG.28

Analog MIC
PG.28

HDMI
PG.25

CRT
PG.24

LVDS
PG.23

Stackup

TOP

GND

IN1

IN2


VCC

BOT



PROJECT : R33
Quanta Computer Inc.

| | | |
|--|-----------------|--------|
| Size Custom | Document Number | Rev 1A |
| BLOCK DIAGRAM | | |
| Date: Wednesday, September 07, 2011 11:43 AM | Sheet 1 of 43 | |




FDI disable (DIS only stuff)

DEL

FDI_FSYNC can gang all these 4 signals together and tie them with only one 1K resistor to GND (DG V0.5 Ch2.2.9).


PEG x16 disable (UMA only remove)



0.22uF AC coupling Caps for PCIE GEN1/2/3

0.22uF AC coupling Caps for PCIE GEN1/2/3


DP & PEG Compensation



eDP_ICOMPIO and ICOMPIO signals should be shorted near balls and routed with typical impedance <25 mohms

PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms


Processor pull-up (CPU)



PROJECT : R33
Quanta Computer Inc.

| | | |
|--|------------------------|-----|
| Size | Document Number | Rev |
| Custom | SNB 1/4 (PCIE&DMI&FDI) | 1A |
| Date: Wednesday, August 31, 2011 Sheet 2 of 43 | | |

Ivy Bridge Processor (DDR3)






| | | | |
|--|---|----------------------------------|--------|
| | PROJECT : R33 | | Rev 1A |
| | Quanta Computer Inc. | | |
| | Size Custom Document Number SNB 2/4 (DDR3 I/F) | Date: Wednesday, August 31, 2011 | |

Ivy Bridge Processor (POWER)


04

POWER


POWER



Ivy Bridge Processor (GND)



Ivy Bridge Processor (RESERVED, CFG)




For rPGA socket, RSVD59 pin should be left NC.

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.







| | 1 | 0 |
|------------------------------------|---|--|
| CFG2 (PEG Static Lane Reversal) | Normal Operation | Lane Reversed |
| CFG4 (DP Presence Strap) | Disable; No physical DP attached to eDP | Enable; An ext DP device is connected to eDP |
| CFG7 (PEG Defer Training) | PEG train immediately following xxRESETB de assertion | PEG wait for BIOS training |



CFG[6:5] (PCIe Port Bifurcation Straps)
 11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

PROJECT : R33
Quanta Computer Inc.


| | | |
|----------------------------------|-------------------------------|---------------|
| Size Custom | Document Number SNB 4/4 (GND) | Rev 1A |
| Date: Wednesday, August 31, 2011 | | Sheet 5 of 43 |




PROJECT : R33
Quanta Computer Inc.

NBS

Cougar Point/Panther Point (HDA, JTAG, SATA)



RTC Clock 32.768KHz




HDD0 (SATA3 6.0Gb/s)


ODD (SATA1 1.5Gb/s)

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)



PCH Strap Table

| Pin Name | Strap description | Sampled | Configuration | Circuit |
|---------------------|---|---------|---|---|
| SPKR | Different from Calpella No reboot mode setting | PWROK | 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode | ACZ_SPKR R500 *1K 4 +3V |
| GNT3# / GPIO55 | Top-Block Swap Override | PWROK | 0 = "top-block swap" mode 1 = Default (weak pull-up 20K) | R584 *1K 4 R595 10K 4 +3V |
| INTVRMEN | Integrated 1.05V VRM enable | ALWAYS | Should be always pull-up | PCH_INVRMEN R563 330K 4 +3V_RTC |
| HDA_DOCK_EN#/GPIO33 | Flash Descriptor Security Only for Interposer | PWROK | 0 = Override 1 = Default (weak pull-up 20K) | R572 0 4 GPIO33 1 2 BIOS_WP# |
| GNT1# / GPIO51 | Boot BIOS Selection 1 [bit-1] | PWROK | [Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1# | R534 *1K 4 R595 *1K 4 BBS_BIT0 |
| GPIO19 | Boot BIOS Selection 0 [bit-0] | PWROK | Should not be pull-down (weak pull-up 20K) | BBS_BIT1 <8> |
| GNT2# / GPIO53 | ESI strap (Server only) | PWROK | Should not be pull-down (weak pull-up 20K) | USE GPIO PIN |
| NV_ALE | Intel Anti-Theft HDD protection Only for Interposer | PWROK | 0 = Disable (Internal pull-down 20kohm) | +1.8V R547 *1K 4 NV_ALE <8> |
| NV_CLE | DMI Termination voltage | PWROK | weak pull-down 20kohm | +1.8V R528 2.2K 4 R546 1K 4 NV_CLE <9> H_SNB_IVB# <2> gandy/ivy bridge |
| HDA_SYNC | On-Die PLL VR Voltage Select | RSMRST | 0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V | +3VSS0 R334 1K 4 ACZ_SYNC |
| HDA_SDO | Flash Descriptor Security | PWROK | 0 = Default (weak pull-down 20K) 1 = Overriden | <30> GPIO33_E ACZ_SDOUT R573 *1K 4 +V3.3A_1.5A_HDA_IO |
| GPIO8 | Integrated Clock Chip Enable | RSMRST# | Should be pull-down (weak pull-up 20K) | |
| GPIO28 | Different from Calpella On-die PLL Voltage Regulator | RSMRST# | 0 = Disable 1 = Enable (Default) | R492 *1K 4 PLL_ODVR_EN <9> |
| SPI_MOSI | ITPM function Disable | APWROK | 0 = Default (weak pull-down 20K) 1 = Enable | PCH_SPI_SI R292 1K 4 +3V |

| Vender | Size | P/N |
|--------|------|---------------------------------|
| EON | 4MB | AKE39ZNQ02 (EN25Q32B-104HIP) |
| Max | 4MB | AKE39FP0Z02 (MX25L3206EM2I-12G) |
| Socket | | DFHS08FS023 |










PROJECT : R33

Quanta Computer Inc.

| | | |
|----------------------------------|--|---------------|
| Size Custom | Document Number PCH 2/6 (SATA/HDA/SPI) | Rev 1A |
| Date: Wednesday, August 31, 2011 | | Sheet 7 of 43 |

Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)



Clock Gen Power OK (CLG)



BOARD ID SETTING


- <8> BOARD_ID0 BOARD_ID0
- <8> BOARD_ID1 BOARD_ID1
- <8> BOARD_ID2 BOARD_ID2
- <8> BOARD_ID3 BOARD_ID3

| Model | BOARD_ID5 | BOARD_ID4 | BOARD_ID3 | BOARD_ID2 | BOARD_ID1 | BOARD_ID0 |
|---------|-----------|-----------|-----------|-----------|-----------|-----------|
| R33 UMA | 0 | 0 | 0 | 0 | 0 | 0 |
| R33 DIS | 0 | 0 | 0 | 0 | 0 | 1 |
| | 0 | 0 | 0 | 0 | 1 | 1 |
| | 0 | 0 | 0 | 1 | 1 | 1 |
| | 0 | 0 | 0 | 0 | 0 | 0 |




PROJECT : R33
Quanta Computer Inc.

| | | |
|--|-------------------------------------|--------|
| Size Custom | Document Number PCH 4/6 (GPIO/MISC) | Rev 1A |
| Date: Wednesday, August 31, 2011 Sheet 9 of 43 | | |




PC2100 DDR3 SDRAM SO-DIMM (204P)



- +1.5V <4,10,33>
- +0.75V_DDR_VTT <13,37,39>
- +1.5VSUS <2,4,10,13,37,43>
- +3VPCU <7,23,30,31,34,35>
- +3V <2,6,7,8,9,10,13,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>


del M2 solution

VREF DQ0 M2 Solution




4/27: layout modify

Place these Caps near So-Dimm0.




VREF DQ0 M1 Solution



PROJECT : R33
Quanta Computer Inc.

NBS


| | | |
|----------------------------------|---------------------------------------|--------|
| Size Custom | Document Number DDR3 DIMM0-RVS (5.2H) | Rev 1A |
| Date: Wednesday, August 31, 2011 | Sheet 12 of 43 | |



DDR3-DIMM1_H=9.2_RVS
 DDR-A50A626-UARN-7F-204P
 DGMK400272
 IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS)


- +0.75V_DDR_VTT <12,37,39>
- +1.5VSUS <2,4,10,12,37,43>
- +3VPCU <7,23,30,31,34,35>
- +3V <2,6,7,8,9,10,12,14,18,23,24,25,26,27,28,29,30,31,32,33,39,40,42,43>

2.48A




DDR3-DIMM1_H=9.2_RVS
 DDR-A50A626-UARN-7F-204P
 DGMK400272
 IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS)

DDR3 Thermal Sensor




del M2 solution

Place these Caps near So-Dimm1.





VREF DQ1 M1 Solution




PROJECT : R33
Quanta Computer Inc.

| | | |
|---|--|-----------|
| Size Custom | Document Number DDR3 DIMM1-RVS (9.2H) | Rev 1A |
| Date: Wednesday, August 31, 2011 Sheet 13 of 43 | | |



| | Chelsea | Thames |
|----|---------|--------|
| Ra | 1.69K | n/a |
| Rb | n/a | 1.27K |
| Rc | 1K | 2K |



<16,18,19,43> +1.0V_VGA +1.0V_VGA



PROJECT : R33
Quanta Computer Inc.


| | | |
|----------------------------------|---|----------------|
| Size Custom | Document Number THAMES_PCIE_Interface | Rev 1A |
| Date: Wednesday, August 31, 2011 | | Sheet 14 of 43 |

| MEM_ID[3:0] | Vendor | Type | Vendor P/N |
|-------------|-----------------|--------------------|----------------------|
| 0000 | Hynix- D (VEGA) | 64Mx16 *8, 900Mhz | H5TQ1G63DFR-11C |
| 0001 | Micron- G die | 64Mx16 *8, 900Mhz | MT41J64M16JT-107G:G |
| 0010 | Samsung- G die | 64Mx16 *8, 900Mhz | K4W1G1646G-BC11 |
| 0011 | Hynix- B (VEGA) | 128Mx16 *8, 900Mhz | H5TQ2G63BFR-11C |
| 0100 | Micron- D die | 128Mx16 *8, 900Mhz | MT41J128M16HA-107G:D |
| 0101 | Samsung- C die | 128Mx16 *8, 900Mhz | K4W2G1646C-BC11 |
| 0110 | Hynix- B (VEGA) | 128Mx16 *4, 900Mhz | H5TQ2G63BFR-11C |
| 0111 | Micron- D die | 128Mx16 *4, 900Mhz | MT41J128M16HA-107G:D |
| 1000 | Samsung- C die | 128Mx16 *4, 900Mhz | K4W2G1646C-BC11 |
| 1010 | | | |
| 1011 | | | |
| 1100 | | | |
| 1101 | | | |
| 1110 | | | |
| 1111 | | | |


GPIO16 GPIO20 GPIO15



| Thames XT | PWRCNTL2 | PWRCNTL1 | PWRCNTL0 | V-CORE |
|-----------|----------|----------|----------|--------|
| L | 0 | 0 | 0 | 1.0V |
| M | 0 | 0 | 1 | 0.9V |
| H | 0 | 1 | 0 | 0.875V |
| | 0 | 1 | 1 | 0.85V |
| | 1 | 0 | 0 | 0.8V |
| | 1 | 0 | 1 | 0.75V |

Access to SMBus and SDA/SCL is mandatory on all designs. Add test points on SMBus and SDA/SCL for debug




| | |
|-------------|---|
| Memory Type | |
| DDR3 | 27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN. |
| GDDR5 | 27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.) |



<14,18,19,43> +1.0V_VGA  +1.0V_VGA
 <15,18,19,43> +1.8V_VGA  +1.8V_VGA



Debug only,
 for clock observation,
 if not needed, DNI

route 50ohms
 single-ended/
 100ohms diff and keep short



PROJECT : R33
Quanta Computer Inc.

| | | |
|---|-----------------------------|--------|
| Size Custom | Document Number THAMES_XTAL | Rev 1A |
| Date: Wednesday, August 31, 2011 Sheet 16 of 43 | | |



CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


| STRAPS | MLPS | GPIO PIN | DESCRIPTION OF DEFAULT SETTINGS | Default Setting |
|---|--------------------------------|--|---|------------------|
| MLPS_DISABLE | NA | GPIO_28_FDO | Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP | X |
| TX_PWRS_ENB | PS_1[4] | GPIO0 | Transmitter Power Savings Enable 0: 50% TX output swing 1: Full TX output swing | X |
| TX_DEEMPH_EN | PS_1[5] | GPIO1 | PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled | X |
| BIF_GEN3_EN_A | PS_1[1] | GPIO2 | PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on | 1 |
| BIF_VGA_DIS | PS_2[4] | GPIO9 | VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU) | 0 |
| ROMIDCFG[2:0] | PS_0[3..1] | GPIO[13:11] | Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Mbit, M25P05A (ST) 101 - 1Mbit, V25P05A (ST) 101 - 4Mbit, V25P050 (ST) 101 - 8Mbit, V25P80 (ST) 101 - 512Kbit, Pm25LV612 (Chingis) 101 - 1Mbit, Pm25LV010 (Chingis) | XXX |
| BIOS_ROM_EN | PS_2[3] | GPIO22 | Enable external BIOS ROM device 0: Disabled 1: Enabled | X |
| AUD[1] AUD[0] | NA NA | HSYNC VSYNC | 00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature. | XX |
| CEC_DIS | PS_0[4] | GENLK_VSYNC | Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled | X |
| RESERVED RESERVED RESERVED RESERVED | PS_1[3] PS_1[2] NA NA | GENLK_CLK GPIO8 GPIO21 GENERICC | Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only) | 0 0 0 0 |
| AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0] | PS_3[5] PS_3[4] PS_0[5] | NA NA NA | STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable | XXX |

Memory Aperture size

| GPIO9 BIOSROM | GPIO13 ROMIDCFG2 | GPIO12 ROMIDCFG1 | GPIO11 ROMIDCFG0 |
|------------------|---------------------|---------------------|---------------------|
| 0 | 128M | 0 | 0 |
| 0 | 256M | 0 | 1 |
| 0 | 64M | 0 | 1 |
| 0 | 32M | 0 | 1 |
| 0 | 512M | 1 | 0 |
| 0 | 1G | 1 | 1 |
| 0 | 2G | 1 | 0 |
| 0 | 4G | 1 | 1 |

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.


Power Up/Down Sequence



PROJECT : R33
Quanta Computer Inc.

NB5 Size Custom Document Number **THAMES_LVDS / STRAP** Rev 1A

Date: Wednesday, August 31, 2011 | Sheet 17 of 43




PART 6 OF 9

| | | | |
|------------|----------|------------|----------|
| MEM ID | AC7 | MEM ID | AD11 |
| | AE7 | | AE7 |
| | AG10 | | AG10 |
| | AJ7 | | AJ7 |
| | AK2 | | AK2 |
| | AL9 | | AL9 |
| | AM2 | | AM2 |
| | G11 | | G11 |
| | G17 | | G17 |
| | G20 | | G20 |
| | G23 | | G23 |
| | G26 | | G26 |
| | G29 | | G29 |
| | H10 | | H10 |
| | J7 | | J7 |
| | J9 | | J9 |
| | K11 | | K11 |
| | K13 | | K13 |
| | K8 | | K8 |
| | L12 | | L12 |
| | L16 | | L16 |
| | L21 | | L21 |
| | L23 | | L23 |
| | L26 | | L26 |
| | M11 | | M11 |
| | N11 | | N11 |
| | P7 | | P7 |
| | R11 | | R11 |
| | U7 | | U7 |
| | Y11 | | Y11 |
| | Y7 | | Y7 |
| LEVEL | AF26 | LEVEL | AF27 |
| TRANSITION | AG26 | TRANSITION | AG27 |
| | AG27 | | AG27 |
| ID | AF23 | ID | AF24 |
| | AG23 | | AG24 |
| | AG24 | | AG24 |
| DIP | AD12 | DIP | AE11 |
| | AE11 | | AE12 |
| | AE12 | | AE13 |
| | AE13 | | AE13 |
| | AE14 | | AG11 |
| | AG11 | | AG13 |
| | AG13 | | AG15 |
| | AG15 | | AG15 |
| VOLTAGE | AF28 | VOLTAGE | AG28 |
| SENSE | PH_VDDCI | SENSE | PH_VDDCI |
| | AH29 | | PH_GND |
| | AH29 | | PH_GND |

| | Ra | Rb | Rc | Rd |
|------------------|---------|---------|---------|---------|
| Thelasa-nom BACO | install | na | na | na |
| Thelasa-BACO | install | na | na | na |
| Phases-nom BACO | na | install | install | install |
| Phases-BACO | na | na | install | install |

Support BACO Mode




PROJECT : R33
Quanta Computer Inc.

Size Custom Document Number **THAMES_Power & BACO** Rev 1A

Date: Wednesday, August 31, 2011 Sheet 18 of 43

For Thames a dedicated BEAD is required for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames a dedicated BEAD is required for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10






<14,16,18,43> +1.0V_VGA
 <15,16,18,43> +1.8V_VGA



PROJECT : R33
Quanta Computer Inc.




| | | |
|----------------------------------|--|-----------|
| Size Custom | Document Number THAMES_DP Powers | Rev 1A |
| Date: Wednesday, August 31, 2011 | | |
| Sheet 19 of 43 | | |





<18,21,22,43> +1.5V_VGA

For Chelsea,
Uninstall Ra, Rb, Rc and Rd

For Thames
Install Ra, Rb, Rc and Rd
install 240 Ohm for Re AND Rf



<22> +1.5V_VGA




<22,23> +1.5V_VGA

PROJECT : R33
Quanta Computer Inc.

Size: Custom
Document Number: **THAMES_MEM_Interface**
Date: Wednesday, August 31, 2011 | Sheet 20 of 43

Rev: 1A

CHANNEL A: 256MB/512MB DDR3




| Vendor | QCI PN | B/S PN |
|---------------|-------------|-------------|
| Hynix D(Vega) | AKD5LZWTW02 | AKD5LZWTW08 |
| Micron G die | AKD5EGSTL00 | AKD5LZSTL10 |
| SAMSUNG G die | AKD5EGGT500 | AKD5EGGT502 |
| Hynix B(Vega) | AKD5MGWTW00 | AKD5MGWTW07 |
| SAMSUNG C die | AKD5MGWT500 | AKD5MGWT508 |

PROJETO : R33
Quantia Computer Inc.

Site Custom Document Number **VRAM-A (DDR3 BGA96)** Rev 3A
 Date: Wednesday, August 31, 2011 Sheet 21 of 43






CHANNEL B: 256MB/512MB DDR3



PROJECT : R33
Quanta Computer Inc.

| | | |
|---|---------------------|-----|
| Site Custom | Document Number | Rev |
| | VRAM-B (DDR3 BGA96) | |
| Date: Wednesday, August 31, 2011 Sheet 22 of 43 | | |




LID Switch



Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!

follow L6 location

- USBP4- R8 *0.4 USBP4- R
- USBP4+ R9 *0.4 USBP4+ R





PROJECT : R33
Quanta Computer Inc.

Size Custom Document Number
LCD CONN/LID/CAM





Date: Wednesday, August 31, 2011 Sheet: 23 of 43

Rev 1A




CRT PORT



HOLE





| | | |
|--|---|--|
| | PROJECT : R33 Quanta Computer Inc. | |
| | Size Custom Document Number CRT_Hole | Date: Wednesday, August 24, 2011 Sheet 24 of 43 |










close to HDMI conn

| | | | | | |
|-----|---------|---------|------|------------|-------------|
| <6> | IN_CLK# | IN_CLK# | C141 | 0.1u/10v_4 | C TXC HDMI- |
| <6> | IN_CLK | IN_CLK | C148 | 0.1u/10v_4 | C TXC HDMI+ |
| <6> | IN_DO# | IN_DO# | C180 | 0.1u/10v_4 | C TX0 HDMI- |
| <6> | IN_D0 | IN_D0 | C189 | 0.1u/10v_4 | C TX0 HDMI+ |
| <6> | IN_D1# | IN_D1# | C157 | 0.1u/10v_4 | C TX1 HDMI- |
| <6> | IN_D1 | IN_D1 | C169 | 0.1u/10v_4 | C TX1 HDMI+ |
| <6> | IN_D2# | IN_D2# | C200 | 0.1u/10v_4 | C TX2 HDMI- |
| <6> | IN_D2 | IN_D2 | C210 | 0.1u/10v_4 | C TX2 HDMI+ |



DISCRETE HDMI I2C SELECT
Close to HDMI Connector





PROJECT : R33
Quanta Computer Inc.

Size Custom Document Number **HDMI CONN** Rev 1A



Date: Wednesday, August 24, 2011 Sheet 25 of 43


<2,8,14,29,30,33> PLTRST# 

<8> CLK_PCIE_REQ2#  R365 0.4/S CLK_PCIE_REQ2#_R







SD / MMC CARD READER





| | | |
|---|--|---|
| | PROJECT : R33 Quanta Computer Inc. | |
| | Size Custom | Document Number Azalia 92HD80 |
| Date: Wednesday, August 31, 2011 Sheet 27 of 43 | | |





COMPONENT CHOICES:
 The selection of ferrite beads can have a large effect on THD+N, causing failures versus the WLP requirements. At this time, IDT has verified three ferrite beads that will meet the WLP performance requirements:
 Murata: BLM18BD601SN1
 TDK: MMZ1608Y601BTA
 Taiyo Yuden: LF BK 1608HM601-T












PROJECT : R33
Quanta Computer Inc.

NB5

| | | |
|-------------------------------|---|----------------|
| Size Custom | Document Number USB/BT/Audio Jack | Rev 1A |
| Date: Monday, August 29, 2011 | | Sheet 28 of 43 |



| | | |
|---|----------------------|--|
|  | PROJECT : R33 | |
| | Quanta Computer Inc. | |
| | Size Custom | Document Number RTL 8105E/RJ45 |
| Date: Wednesday, August 24, 2011 Sheet 29 of 43 | | |





PROJECT : R33
Quanta Computer Inc.

Size: N55
Document Number: EC (KB3940 A1) ROM
Date: Wednesday, August 31, 2011
Sheet: 30 of 43



Rev 1A

| | | |
|------|------|-------------|
| MY5 | C91 | *220P/50V_4 |
| MY6 | C116 | *220P/50V_4 |
| MY3 | C126 | *220P/50V_4 |
| MY7 | C111 | *220P/50V_4 |
| MY8 | C113 | *220P/50V_4 |
| MY9 | C81 | *220P/50V_4 |
| MY10 | C151 | *220P/50V_4 |
| MY11 | C146 | *220P/50V_4 |
| MY1 | C95 | *220P/50V_4 |
| MY2 | C100 | *220P/50V_4 |
| MY4 | C102 | *220P/50V_4 |
| MY0 | C86 | *220P/50V_4 |
| MX4 | C82 | *220P/50V_4 |
| MX6 | C75 | *220P/50V_4 |
| MX3 | C89 | *220P/50V_4 |
| MX2 | C87 | *220P/50V_4 |
| MX7 | C69 | *220P/50V_4 |
| MX0 | C89 | *220P/50V_4 |
| MX5 | C84 | *220P/50V_4 |
| MX1 | C63 | *220P/50V_4 |
| MY12 | C130 | *220P/50V_4 |
| MY13 | C134 | *220P/50V_4 |
| MY14 | C138 | *220P/50V_4 |
| MY15 | C158 | *220P/50V_4 |
| MY16 | C170 | *220P/50V_4 |
| MY17 | C175 | *220P/50V_4 |


SI un-install




KEYBOARD PULL-UP





EC KB3930 has included K/B pull-up resistor and function



POWER BUTTON CONNECT



TOUCH PAD Con.




PROJECT : R33
Quanta Computer Inc.

Size Custom Document Number
NB5 LEB/KB/SW/TP

Date: Wednesday, August 24, 2011 1:58:39 PM Page 31 of 43


Rev 1A

CPU FAN




SATA HDD CONNECTOR


32





SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.




High : ODD power down
Low : ODD power on




PROJECT : R33
Quanta Computer Inc.


| | | |
|---------------------------------|---------------------------------------|----------------|
| Size Custom | Document Number HDD/ODD/FAN | Rev 1A |
| Date: Thursday, August 25, 2011 | | Sheet 32 of 43 |


Mini PCI-E Card 1 WLAN




Accelerometer Sensor






|  | PROJECT : R33 | | | | | | | | | |
|---|---|------|-----------------|-----|--------|------------------|----|--|--|----------------------------------|
| | Quanta Computer Inc. | | | | | | | | | |
| | <table border="1"> <tr> <th>Size</th> <th>Document Number</th> <th>Rev</th> </tr> <tr> <td>Custom</td> <td>Charger (OZ8681)</td> <td>1A</td> </tr> </table> | Size | Document Number | Rev | Custom | Charger (OZ8681) | 1A | <table border="1"> <tr> <td>Date: Wednesday, August 31, 2011</td> <td>Sheet 34 of 43</td> </tr> </table> | | Date: Wednesday, August 31, 2011 |
| Size | Document Number | Rev | | | | | | | | |
| Custom | Charger (OZ8681) | 1A | | | | | | | | |
| Date: Wednesday, August 31, 2011 | Sheet 34 of 43 | | | | | | | | | |




**CPU system agent
voltage slew rate of 0.5 -10 mV/μs**


| H_FC_C22 | VCCSA_SEL | Vout |
|----------|-----------|--|
| VID0 | VID1 | |
| 0 | 0 | 0.9V |
| 0 | 1 | 0.80V (SV-RT8241DZGQW) 0.85V (LV-RT8241EZGQW) |
| 1 | 0 | 0.725V |
| 1 | 1 | 0.675V |




| | | | |
|-------------------------------|---|----------------|-------------------------------|
| | PROJECT : R33 | | Date: Monday, August 29, 2011 |
| | Quanta Computer Inc. | | |
| | Size Custom Document Number VCCSA (RT8241EZ) | Rev 1A | |
| Date: Monday, August 29, 2011 | | Sheet 36 of 43 | |





+1.5V +/- 5%
 Countinue current:10A
 Peak current:12A
 OCP minimum 15A


| | | | |
|---|--|----------------------------|----------------|
|  | PROJECT : R33 Quanta Computer Inc. | | |
| | Size | Document Number | Rev |
| | Custom | DDRIII(RT8207LGQW) | 1A |
| | Date: | Wednesday, August 31, 2011 | Sheet 37 of 43 |



SV 35W CPU
 VID1=0.9V
 IccMax=53A
 Icc_Dyn=43A
 Icc_TDC=36A
 R_LL=1.9m ohm
 OCP=60A




SV 35W GT2
 VID1=1.23V
 IccMax=33A
 Icc_Dyn=20.2A
 Icc_TDC=21.5A
 R_LL=3.9m ohm
 OCP=36A




| thames xt | PWRCNTL2 | PWRCNTL1 | PWRCNTL0 | V-CORE |
|-----------|----------|----------|----------|--------|
| L | 0 | 0 | 0 | 1.0V |
| M | 0 | 0 | 1 | 0.9V |
| H | 0 | 1 | 0 | 0.875V |
| | 0 | 1 | 1 | 0.85V |
| | 1 | 0 | 0 | 0.8V |
| | 1 | 0 | 1 | 0.75V |

| | | | |
|--|--|--|----------------|
| | PROJECT : R33 Quanta Computer Inc. | | |
| | Size Custom | Document Number +VGCORE (RT8208/1.8V) | Rev 1A |
| | Date: Monday, August 29, 2011 | | Sheet 42 of 43 |



- +3V <2,6,7,8,9,10,12,13,14,18,23,24,25,27,28,29,30,31,32,33,39,40,42>
- +VIN <23,34,35,36,37,38,39,41,42>
- +1.8V <4,7,10,38>
- +3V/SS <2,6,7,8,9,10,23,33,35,38,39,42>
- +5VSS <10,23,35,36,37,38,39,40,41,42>
- +3V_VGA <18>
- +12VALW <32,34,39>
- +1.5V/SUS <2,4,10,12,13,37>
- +1.5V_VGA <18,20,21,22>
- +1.8V_VGA <15,16,18,19>
- +3V_DELAY <15,17,18,42>
- +VGA_CORE <18,42>



PROJECT : R33
Quanta Computer Inc.

| | | |
|-------------------------------|--|----------------|
| Size Custom | Document Number +VGCORE (RT8208/1.8V) | Rev 1A |
| Date: Monday, August 29, 2011 | | Sheet 43 of 43 |