





(17.3") Intel Shark Bay Platform Block Diagram

01







POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0

Haswell Processor (DMI, PEG, FDI)


Haswell Processor (CLK,MISC,JTAG)




Haswell Processor (DDI, eDP, FDI)




CPI





Thermal Trip & Process HOT CPU



eDP Hot Plug Detect CPU





Intel Turbo mode onlyCPU


CPU Thermal sensor / MB
Local TEMP

Rset(Kohm)=0.0012T* T -0.9308T+96.147, Shut down on 85degree
Hysteresis is 30C


Haswell Processor (DDR3)




Haswell Processor (POWER)



Power Test Propose



SVID





Quanta Computer Inc.
PROJECT : BDBD





Size	Document Number	Rev
	Haswell 4/5 (POWER)	2A
Date:	Monday, December 17, 2012	Sheet 5 of 45

Haswell Processor (GND)




Haswell Processor (CFG,RSVD)




Lynx Point (DMI, FDI, PM)




Lynx Point (CRT,PCI,DDI CNTL)







RTC Circuitry (RTC)




HDA




PCH JTAG




PCH Dual SPI CLG



Lynx Point (RTC, HDA, SATA, JTAG)




Lynx Point (LPC, SPI, SMBUS, C-LINK, THERMAL)



CLG




SMBus/Pull-up CLG





PCH STRAPPING


Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Reboot	PWROK	0 = Disable (Int PD) 1 = Enable	PCBEEP R438 10K 4 0V
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRSTR#	0 = Disable 1 = Enable (Int PU)	R287 10K 4 0V
GPIO55	Top-Block Swap Override	PWROK	0 = Top-Block Swap mode 1 = Default (Int PU)	STP_A16OVH R238 10K 4 0V
INTVRMEN	Integrated VRM Enable	Always	0 = Disable 1 = Enable	PCB_INTRVMEH R431 10K 4 0V
GPIO51	Boot BIOS Strap bit 1	PWROK	B41_BIO 1 0 Reversed 1 1 SPI 0 0 LPC	R432 10K 4 0V
SATA1GPGPIO19	Boot BIOS Strap bit 0	PWROK		R433 10K 4 0V
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	ACZ_SDOOUT R853 10K 4 0V
GPIO36	RSVD	PWROK	Internal PD	GPIO36 R286 10K 4 0V
SATA3GPGPIO37	TLS Confidentiality	PWROK	0 = TLS no confidentiality (Int PD) 1 = TLS with confidentiality	FDI_OVRVLTO R295 10K 4 0V
GPIO8	RSVD	RSMRSTR#	Internal PU	GPIO8 R811 10K 4 0V
GPIO28	PLL on die VR enable	RSMRSTR#	0 = Disable 1 = Enable (Int PU)	PLL_OVRV_EN R250 10K 4 0V
DSWVREN	On Die DSW VR Enable	Always	0 = Disable 1 = Enable Must be PU to VCCRTC	DSWVREN R815 10K 4 0V

For Wireless LAN Device supporting Intel Active Management Technology








10




Lynx Point (Power)




PCH VCCIO Power



PCH band gap Power




PCH VCCSUS




PCH HDA Power (0.01A, 10mils)




PCH VCCIO Power




PCH VCCSUS




PCH HDA Power (0.01A, 10mils)



Lynx Point (GND)



Lynx Point (GND)






Quanta Computer Inc.

PROJECT : BDBD

Size	Document Number	Rev
	LPT 6/6 (GND)	2A
Date:	Monday, December 17, 2012	Sheet 12 of 45





BOT Side Close to CPU












BOT Side Far away CPU


15






















Quanta Computer Inc.
PROJECT : BDBD

Size	Document Number	Rev
	Blank	2A
Date:	Monday, December 17, 2012	Sheet 23 of 45

For S3 power Reduction Sequence S3P/NS3P/CPU




SM_DRAMRST# Topology S3P/NS3P/CPU




25

S3 power Reduction (SM_DRAMPWROK) S3P/NS3P/CPU





For S3 power Reduction VTT discharge S3P/NS3P/CPU




CPU SM_VREFS3P/NS3P/CPU

S3 power Reduction (CPU Power) S3P/NS3P/CPU




Panel backlight control **LDS**



LCD POWER SWITCH



HALL
Sensor




CRT CRT/CRU/CRV




LCD Panel Module <LDS>


Lane 3





Lane 2






Lane 1






Lane 0



CCD






TV Tuner / MSATA


<SSD>

TV Tuner: 1.5V@240mA 3.3V@470mA




USB CONNECT RIGHT(UR) <U3B/USB>


```
14640  0X35
14651  0X15
```



SATA ODD




ODD Zero power .
(Only for Intel)





Atheros Lan/USB3 CONN


<LAN/LN1.LNG>



NFC Connector



1



1

0.3A



<GSR>



A_EM	B_EM	3 Gb/s	6 Gb/s
0	0	550mV pp	650mV pp
1	1	550mV pp+3dB Pre-emphasis	650mV pp+1.5dB Pre-emphasis




HDPPD selection		
HDPPD	0	1
	Normal Mode	Power-down mode

<GSR>



Size	Document Number HDD/ODD	Rev 2A
Date:	Monday, December 17, 2012	Sheet 31 of 45




Twitter SPK




G1	G2	Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB


External MIC





Headphone <ADO>




4 Speakers <ADO>









SD / MMC CARD READER




Quanta Computer Inc.
PROJECT : BDBD

Size	Document Number	Rev
	Card Reader(AU6437)	2A
Date:	Monday, December 17, 2012	Sheet 33 of 45



MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3	SKU_STRAP_4
17"P	0			
17"G	1			
Chief River		0		
Shark Bay		1		
W/ 3D			0	
W/O 3D			1	
UMA				0
Discrete(Optimus)				1

35




GPU HOLE




LED


BATTERY




POWER LED




RF LED LED





ESD Protect LED




EMI














Model		REV		CHANGE LIST		MODEL		BY3E						
						PAGE	FROM	To						
BDBD	B2A	PAGE 8: C795,C805 Change to 15pf PAGE 8: CN11 Change socket type PAGE 8:Add R1328 and R1516 for QUAD IO PAGE 9: Change C769,C763 to 12pf PAGE 10: Add board ID for SPK,CIR,TV PAGE 19: Change C731,C732 to 12pf PAGE 30: Add LAN IC PAGE 32: Change R638,R639,R640,R641,R642,R643,R644,R645 to bead PAGE 33: Change Card read to RTS5229 PAGE 34: Add R523 for PB_LED change to high active PAGE 34:Remove R411 for optimu PAGE 35: Change R499,R498,R505,R502 for LED brightness SPEC				1	1A							
						2	1A							
						3	1A							
						4	1A							
						5	1A							
						6	1A							
						7	1A							
						8	1A							
						9	1A							
						10	1A							
						11	1A							
						12	1A							
						13	1A							
						14	1A							
						15	1A							
		16	1A											
		17	1A											
		18	1A											
		19	1A											
			20	1A										
			21	1A										
			22	1A										
			23	1A										
			24	1A										
			25	1A										
			26	1A										
			27	1A										
			28	1A										
			29	1A										
			30	1A										
DOC NO. 20121217		PROJECT MODEL :		BDBD		APPROVED BY:				DATE:				
		PART NUMBER:				DRAWING BY:				REVISION:				