











SMB setting : thermal Alert temp is 85
thermal over temp is 127




	-OVT -ALT
CPU	127
Ambient	85




CPU









- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE AS CLK GEN AS POSSIBLE
- 2- ROUTE ALL CPUCLK/#, NBCLK/# AND ITPCLK/# AS DIFFERENT PAIR RULE



SMBus SLAVE ADDRESS: D2

CK410 FREQUENCY SELECT TABLE(MHZ)

FSC BSEL0	FSB BSEL1	FSA	CPU MHz
0	0	0	266.66
0	0	1	133.33
0	1	0	200.00
0	1	1	166.66
1	0	0	333.33
1	0	1	100.00
1	1	0	400.00
1	1	1	Rsvd



HBSEL1	HBSEL0	
0	0	133 MHz
0	1	100 MHz

CLK



PROJECT : BL1
Quanta Computer Inc.

CLG

MPVSS need to connect to GND plane immediately through a dedicated VIA

MEM_B I/F

RC410MB

MPVSS need to connect to GND plane immediately through a dedicated VIA

4/04 This pull-up rail is applicable to both DDRII applications and can be at S0 or S3 rail.

Place close to NB




CPVSS need to connect to GND plane immediately through a dedicated VIA




PROJECT : BL1
Quanta Computer Inc.

Size	Document Number	Rev
	RC410MB-AGTL+ I/F	3A
Date:	Friday, April 28, 2006	Sheet 5 of 30

NB strapping







PROJECT : BL1
Quanta Computer Inc.


Size	Document Number	Rev
	RC410MB-VIDEO & CLKGEN	2A
Date:	Friday, May 05, 2006	Sheet 7 of 30

CLG


CLG




CRT PORT




LCD Connector




Lid Switch






PU/PD




4/02 Option W/O CRT GPIO9(R410) to High.
4/02 Option(Normal) CRT GPIO9(R172) to Low.




	GPIO9 PIN	GPIO8 PIN
CRT	LOW	
W/O CRT	HIGH	
Modem		LOW
W/O Modem		HIGH

USB power



CLG






PROJECT : BL1
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SB450C ACPI/GPIO/USB/AC97	3A
Date:	Monday, May 08, 2006	Sheet 12 of 30




REQUIRED STRAPS



PCI_CLK4					PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8	PCI_CLK3	PCI_CLK2	
	ACPWRON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCLK_PCM	PCLK_SIO	PCI_CLK6	PCLK_LAN	PCI_CLK8	PCLK_591	PCLK_MINI*
PULL HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHz use Internal PLL	14MHz OSC MODE DEFAULT	CPU I/F = K8	H,H = PCI(X BUS) ROM H,L = LPC ROM I (LPC addresses are translated to the top of the 4G address space)		USB PHY PWRDOWN DISABLE DEFAULT	48MHz Crystal Pad DEFAULT
PULL LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTERNAL RTC (NOT SUPPORTED W/ IT8712)	SIO 48MHz DEFAULT	48MHz use External Clock DEFAULT	14MHz XTAL MODE	CPU I/F = P4 DEFAULT	L,H = LPC ROM II L,L = FWH ROM			USB PHY PWRDOWN ENABLE

*This strap is only required if the strap on PCICLK4 is configured for External Clock.


DEBUG STRAPS



	PDACK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	Reserved	Reserved	Reserved	Reserved	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved
PULL LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	


CLG

LAN



	PROJECT : BL1		
	Quanta Computer Inc.		
Size	Document Number	Rev	
	LAN RTL8110SBL/8100CL	1A	
Date:	Saturday, May 06, 2006	Sheet	15 of 30





ID Select : AD17
Interrupt Pin : INTE#
Request Indicate : REQ3#
Grant Indicate : GNT3#




ID Select : AD20
 Interrupt Pin : INTG# , INT#
 Request Indicate : REQ1#
 Grant Indicate : GNT1#

MINI-PCI

03/22 Add Diode to avoid EC keep RF_EN Low.



USB






04/28 Del Reserved the Second USB Port.

PROJECT : BL1
Quanta Computer Inc.




Size	Document Number	Rev
	MINI PCI,USB	3B
Date:	Tuesday, May 09, 2006	Sheet 17 of 30

MPC

ODD CONN



SATA HDD CONN




IDE




PROJECT : BL1
Quanta Computer Inc.

Size	Document Number HDD & CDROM	Rev 2A
Date:	Monday, May 08, 2006	Sheet 18 of 30


ADO




EMI



SPEAKER CON



HEADPHONE




Normal Open Jack



PROJECT : BL1
Quanta Computer Inc.


Size	Document Number	Rev
	AUDIO AMP(G1432 / G1410)	3B
Date:	Wednesday, May 10, 2006	Sheet 20 of 30

MDM





Agere Systems Proprietary
DRAFT COPY - FOR REVIEW ONLY
SUBJECT TO CHANGE

Agere Systems Holmdel NJ		agere systems	
Design Engineer: C. Russo			
Title			
DELPHI SV92A3 MDC 1.5 Reference Design			
Size B	Document Number DIGITAL INTERFACE		Rev 1A
Date:	Friday, April 28, 2006	Sheet 21 of 30	






SHBM=1: Enable shared memory with host BIOS

BADDR1-0	Index	Data
0 0	2E	3F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL)	(HCFGBAH, HCFGBAL)+1
1 1		Reserved




Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.




ADD 1M Flash ROM For Vista


FWH

INT K/B


FAN CONTROL



TOUCH PAD



ON BOARD LED



TPD



DCD


V I D								Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	V		
0	1	0	1	1	1	1.340		
0	1	1	0	0	0	1.324		
0	1	1	0	1	0	1.292		
0	1	1	1	0	0	1.260		
0	1	1	1	1	0	1.244		
0	1	1	1	1	1	1.212		
1	0	0	0	0	1	1.180		
1	0	0	0	1	1	1.148		
1	0	0	1	1	0	1.100		
1	0	1	0	0	1	1.052		
1	0	1	0	1	1	1.020		
1	0	1	1	1	0	0.972		
1	1	0	0	0	0	0.940		

100 mil Trace list for layout

DH_VCORE
LX_VCORE
DL_VCORE
DH_VCORE2
LX_VCORE2
DL_VCORE2

10 mil Trace list for layout
SC1476
pin 4 pin
5 pin 7
pin 25
pin 30






DCD

 PROJECT : BL1 Quanta Computer Inc.		
Size	Document Number	Rev
	5V/3.3V (MAX8744)	3A
Date:	Tuesday, May 09, 2006	Sheet 26 of 30

DCD






PROJECT : BL1

Quanta Computer Inc.

Size	Document Number	Rev
	+1.8/1.2V / VTT	1A
Date:	Friday, April 28, 2006	Sheet 27 of 30



DCD



PROJECT : BL1
Quanta Computer Inc.

Size	Document Number	Rev
	+1.05V	1A
Date:	Friday, April 28, 2006	Sheet 29 of 30