


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : SGND1
LAYER 5 : SGND2
LAYER 6 : IN2
LAYER 7 : VCC
LAYER 8 : BOT

BLOCK DIAGRAM





1.Group A (+1.5V_SUS, +2.5V_VDDA) ramp before Group B (+VDD_CORE, +VDDNB_CORE, +1.2V_VDDPR)

3.+3V_RTC must ramp at least 5 secs before the +3V_S5

All power rails reach nominal within 20ms

1. *Journal of Management Studies*, 1997, 34, 1, 1-14.

- 1 => +3V_GPU
- 2 => +VGPU_CORE/+1V_GPU
- 3 => +VGPU_CORE PWRGD to enable +1.5V_GPU
- 4.=> +1V_GPU PWRGD to enable +1.8V_GPU

1.+3V to turn on +3V_GPU

- ```


2.+3V_GPU ready to enable +VGPU_CORE/+1V_GPU
(+1V_GPU will ramp up before +VGPU_CORE)
3.+VGPU_CORE PWRGD to enable +1.5V_GPU
3.+1V_GPU PWRGD to enable +1.8V_GPU


```


1.+3V must lead +1.2V\_TRAVIS

- 2.+1.2V\_TRAVIS must lead TRAVIS\_RST#

**NOTE: FCH must output PCIE\_RST#\_TRAVIS or APU\_PCIE\_RST# after +1.2V\_TRAVIS ready**







HDMI

P\_GFX\_TXP/N[3:0] correspond to DisplayPort 2.

LAN

WLAN

3G





Quanta Computer Inc.  
PROJECT : BLF\_BLFD

|       |                         |               |
|-------|-------------------------|---------------|
| Size  | Document Number         | Rev           |
|       | Liano PCIE/UMI/GPP      | 1C            |
| Date: | Tuesday, April 19, 2011 | Sheet 5 of 53 |




## Llano APU






APU POWER TABLE

| PIN NAME | NET NAME    | VOLTAGE |
|----------|-------------|---------|
| VDD      | +VDD_CORE   | Dynamic |
| VDDNB    | +VDDNB_CORE | Dynamic |
| VDDIO    | +1.5VSUS    | +1.5V   |
| VDDP     | +1.2V_VDDP  | +1.2V   |
| VDDR     | +1.2V_VDDR  | +1.2V   |
| VDDA     | +2.5V_VDDA  | +2.5V   |



BOTTOM SIDE DECOUPLING



If the VSS plane is cut to create a VDDIO plane, ceramic capacitors are connected across the VDDIO and VSS plane split as follows

DECOUPLING between PROCESSOR and DIMMs

Across VDDIO and VSS split




| U23E |        |         |      |
|------|--------|---------|------|
| A7   | VSS_1  | VSS_75  | T11  |
| A13  | VSS_2  | VSS_76  | T10  |
| A15  | VSS_3  | VSS_77  | U4   |
| A17  | VSS_4  | VSS_78  | U7   |
| A19  | VSS_5  | VSS_79  | U10  |
| A21  | VSS_6  | VSS_80  | U18  |
| A23  | VSS_7  | VSS_81  | V8   |
| A25  | VSS_8  | VSS_82  | V11  |
| B7   | VSS_9  | VSS_83  | V19  |
| C4   | VSS_10 | VSS_84  | W4   |
| C10  | VSS_11 | VSS_85  | W7   |
| C14  | VSS_12 | VSS_86  | W10  |
| C16  | VSS_13 | VSS_87  | W12  |
| C18  | VSS_14 | VSS_88  | W14  |
| C20  | VSS_15 | VSS_89  | W16  |
| C22  | VSS_16 | VSS_90  | W18  |
| C24  | VSS_17 | VSS_91  | Y9   |
| C26  | VSS_18 | VSS_92  | Y22  |
| C28  | VSS_19 | VSS_93  | Y44  |
| D13  | VSS_20 | VSS_94  | AA7  |
| D15  | VSS_21 | VSS_95  | AA9  |
| D17  | VSS_22 | VSS_96  | AB15 |
| D19  | VSS_23 | VSS_97  | AB17 |
| D21  | VSS_24 | VSS_98  | AB19 |
| D23  | VSS_25 | VSS_99  | AB21 |
| D25  | VSS_26 | VSS_100 | AB23 |
| D27  | VSS_27 | VSS_101 | AB25 |
| E4   | VSS_28 | VSS_102 | AB27 |
| E10  | VSS_29 | VSS_103 | AC4  |
| E12  | VSS_30 | VSS_104 | AC7  |
| F9   | VSS_31 | VSS_105 | AC10 |
| F11  | VSS_32 | VSS_106 | AC12 |
| F14  | VSS_33 | VSS_107 | AC14 |
| F16  | VSS_34 | VSS_108 | AC16 |
| F18  | VSS_35 | VSS_109 | AC18 |
| F20  | VSS_36 | VSS_110 | AC20 |
| F22  | VSS_37 | VSS_111 | AC22 |
| F24  | VSS_38 | VSS_112 | AC24 |
| F26  | VSS_39 | VSS_113 | AC26 |
| F28  | VSS_40 | VSS_114 | AC28 |
| G4   | VSS_41 | VSS_115 | AD9  |
| G8   | VSS_42 | VSS_116 | AD11 |
| G13  | VSS_43 | VSS_117 | AE4  |
| G15  | VSS_44 | VSS_118 | AE7  |
| G17  | VSS_45 | VSS_119 | AE13 |
| G19  | VSS_46 | VSS_120 | AE15 |
| G21  | VSS_47 | VSS_121 | AE17 |
| G23  | VSS_48 | VSS_122 | AE19 |
| G25  | VSS_49 | VSS_123 | AE21 |
| J4   | VSS_50 | VSS_124 | AE23 |
| J18  | VSS_51 | VSS_125 | AE25 |
| J26  | VSS_52 | VSS_126 | AE27 |
| J28  | VSS_53 | VSS_127 | AF3  |
| J30  | VSS_54 | VSS_128 | AF6  |
| J32  | VSS_55 | VSS_129 | AF9  |
| K19  | VSS_56 | VSS_130 | AF12 |
| L4   | VSS_57 | VSS_131 | AF14 |
| L7   | VSS_58 | VSS_132 | AF16 |
| L10  | VSS_59 | VSS_133 | AF18 |
| M11  | VSS_60 | VSS_134 | AF20 |
| M19  | VSS_61 | VSS_135 | AF22 |
| N4   | VSS_62 | VSS_136 | AF24 |
| N7   | VSS_63 | VSS_137 | AF26 |
| N10  | VSS_64 | VSS_138 | AF28 |
| N18  | VSS_65 | VSS_139 | AG10 |
| P9   | VSS_66 | VSS_140 | AH5  |
| P11  | VSS_67 | VSS_141 | AH6  |
| P19  | VSS_68 | VSS_142 | AH13 |
| R4   | VSS_69 | VSS_143 | AH15 |
| R7   | VSS_70 | VSS_144 | AH17 |
| R10  | VSS_71 | VSS_145 | AH19 |
| R18  | VSS_72 | VSS_146 | AH21 |
| S9   | VSS_73 | VSS_147 | AH23 |
|      | VSS_74 | VSS_148 | AH25 |
|      |        | VSS_149 |      |




Quanta Computer Inc.  
PROJECT : BLF\_BLF

VID Override Circuit






HDT+ Connector


Debug only








[illegible]





OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

## STRAPS PINS




EC\_PWM2-->  
SPI ROM: 2.2-K $\Omega$  5% pull-down  
LPC ROM: Pull-up to 3.3V\_S5.  
External pull-up resistor is not required as FCH has integrated 18-K $\Omega$  pull-up to 3.3V\_S5.

## REQUIRED STRAPS


|           |       | PCI_CLK1                      | PCI_CLK2 | PCI_CLK3                            | PCI_CLK4                        | LPC_CLK0                  | LPC_CLK1                     | EC_PWM2            | RTC_CLK                             |
|-----------|-------|-------------------------------|----------|-------------------------------------|---------------------------------|---------------------------|------------------------------|--------------------|-------------------------------------|
| PULL HIGH | ***** | ALLOW<br>PCIe Gen2<br>DEFAULT | *****    | USE<br>DEBUG<br>STRAP               | non_Fusion<br>CLOCK MODE        | EC<br>ENABLED             | CLKGEN<br>ENABLED<br>DEFAULT | LPC ROM<br>DEFAULT | S5 PLUS MODE<br>DISABLED<br>DEFAULT |
| PULL LOW  | ***** | FORCE<br>PCIe Gen1            | *****    | IGNORE<br>DEBUG<br>STRAP<br>DEFAULT | FUSION<br>CLOCK MODE<br>DEFAULT | EC<br>DISABLED<br>DEFAULT | CLKGEN<br>DISABLED           | SPI ROM            | S5 PLUS MODE<br>ENABLED             |

## DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]




|           | PCI_AD27                  | PCI_AD26                          | PCI_AD25                 | PCI_AD24                              | PCI_AD23                           |
|-----------|---------------------------|-----------------------------------|--------------------------|---------------------------------------|------------------------------------|
| PULL HIGH | USE PCI<br>PLL<br>DEFAULT | DISABLE ILA<br>AUTORUN<br>DEFAULT | USE FC<br>PLL<br>DEFAULT | USE DEFAULT<br>PCIe STRAPS<br>DEFAULT | DISABLE PCI<br>MEM BOOT<br>DEFAULT |
| PULL LOW  | BYPASS<br>PCI PLL         | ENABLE ILA<br>AUTORUN             | BYPASS FC<br>PLL         | USE EEPROM<br>PCIe STRAPS             | ENABLE PCI<br>MEM BOOT             |



## FCH PWRGD CKT




# DDR\_STD(DDR)



15





Place these Caps near SoDimm0.

EMI Suggestion









## CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

| STRAPS                      | PIN                        | DESCRIPTION OF DEFAULT SETTINGS                                                                                                                                                 |              |
|-----------------------------|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|
| TX_PWRS_ENB                 | GPIO0                      | <b>Transmitter Power Savings Enable</b><br>0: 50% Tx output swing for mobile mode<br>1: full Tx output swing (Default setting for Desktop)                                      | 1            |
| TX_DEEMPH_EN                | GPIO1                      | <b>PCI Express Transmitter De-emphasis Enable</b><br>0: Tx de-emphasis disabled for mobile mode<br>1: Tx de-emphasis enabled (Default setting for Desktop)                      | 1            |
| BIF_GEN2_EN_A               | GPIO2                      | <b>Enable CLKREQ# Power Management</b><br>0 - CLKREQ# power management capability is disabled<br>1 - CLKREQ# power management capability is enabled                             | 0            |
| RSVD<br>BIF_VGA_DIS<br>RSVD | GPIO8<br>GPIO9<br>GPIO21   | VGA ENABLED                                                                                                                                                                     | 0<br>0<br>0  |
| BIOS_ROM_EN                 | GPIO_22_ROMCSB             | ENABLE EXTERNAL BIOS ROM                                                                                                                                                        | 0            |
| ROMIDCFG(2:0)               | GPIO[13:11]                | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT                                                                                                                                  | 0 0 1        |
| VIP_DEVICE_STRAP_ENA        | V2SYNC                     | IGNORE VIP DEVICE STRAPS                                                                                                                                                        | 0            |
| RSVD<br>AUD[1]<br>AUD[0]    | GENERICC<br>HSYNC<br>VSYNC | AUD[1] AUD[0]<br>0 0 No audio function<br>0 1 Audio for DisplayPort and HDMI if dongle is detected<br>1 0 Audio for DisplayPort only<br>1 1 Audio for both DisplayPort and HDMI | 0<br>0<br>11 |

## AMD RESERVED CONFIGURATION STRAPS


ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

|                                                                                                                |          |
|----------------------------------------------------------------------------------------------------------------|----------|
| H2SYNC                                                                                                         | GENERICC |
| PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET |          |
| GPIO21_BB_EN                                                                                                   |          |

## Memory Aperture size

| GPIO9<br>BIOSROM |      | GPIO13<br>ROMIDCFG2 | GPIO12<br>ROMIDCFG1 | GPIO11<br>ROMIDCFG0 |
|------------------|------|---------------------|---------------------|---------------------|
| 0                | 128M | 0                   | 0                   | 0                   |
| 0                | 256M | 0                   | 0                   | 1                   |
| 0                | 64M  | 0                   | 1                   | 0                   |
| 0                | 32M  | 0                   | 1                   | 1                   |
| 0                | 512M | 1                   | 0                   | 0                   |
| 0                | 1G   | 1                   | 0                   | 1                   |
| 0                | 2G   | 1                   | 1                   | 0                   |
| 0                | 4G   | 1                   | 1                   | 1                   |


It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.




Quanta Computer Inc.


PROJECT : BLF\_BLF

| Size  | Document Number              | Rev            |
|-------|------------------------------|----------------|
|       | ROBSON_XT GND / LVDS/ Straps | 1C             |
| Date: | Tuesday, April 19, 2011      | Sheet 19 of 53 |






|                    |      |       |
|--------------------|------|-------|
| DIVIDER RESISTORS  | M93  | PARK  |
| MVREF TO 1.8V (Rd) | 100R | 40.2R |
| MVREF TO GND (Re)  | 100R | 100R  |



```
route 50ohms
single-ended/100ohms diff
and keep short
For PARK-S3 only
```


| GDDR5/DDR3        |     |           |
|-------------------|-----|-----------|
| MAA0_0/MAA_0      | K17 | VMA MA0   |
| MAA0_1/MAA_1      | J20 | VMA MA1   |
| MAA0_2/MAA_2      | H23 | VMA MA2   |
| MAA0_3/MAA_3      | G23 | VMA MA3   |
| MAA0_4/MAA_4      | G24 | VMA MA4   |
| MAA0_5/MAA_5      | H24 | VMA MA5   |
| MAA0_6/MAA_6      | J19 | VMA MA6   |
| MAA0_7/MAA_7      | K19 | VMA MA7   |
| MAA1_0/MAA_8      | J14 | VMA MA8   |
| MAA1_1/MAA_9      | K14 | VMA MA9   |
| MAA1_2/MAA_10     | J11 | VMA MA10  |
| MAA1_3/MAA_11     | J13 | VMA MA11  |
| MAA1_4/MAA_12     | H11 | VMA MA12  |
| MAA1_5/MAA_BA2    | G11 | VMA BA2   |
| MAA1_6/MAA_BA0    | J15 | VMA BA0   |
| MAA1_7/MAA_BA1    | L15 | VMA BA1   |
| WCKA0_0/DQM_A0    | E32 | VMA DM0   |
| WCKA0B_0/DQM_A0   | E30 | VMA DM1   |
| WCKA0_1/DQM_A1    | A21 | VMA DM2   |
| WCKA0B_1/DQM_A1   | C21 | VMA DM3   |
| WCKA1_0/DQM_A1_0  | E13 | VMA DM4   |
| WCKA1_0/DQM_A1_1  | D12 | VMA DM5   |
| WCKA1B_0/DQM_A1_1 | F3  | VMA DM6   |
| WCKA1B_1/DQM_A1_1 | E4  | VMA DM7   |
| EDCA0_0/QSA0_0    | H28 | VMA RDQS0 |
| EDCA0_1/QSA0_1    | C27 | VMA RDQS1 |
| EDCA0_2/QSA0_2    | A23 | VMA RDQS2 |
| EDCA0_3/QSA0_3    | E19 | VMA RDQS3 |
| EDCA1_0/QSA1_0    | E15 | VMA RDQS4 |
| EDCA1_1/QSA1_1    | D10 | VMA RDQS5 |
| EDCA1_2/QSA1_2    | D6  | VMA RDQS6 |
| EDCA1_3/QSA1_2    | G5  | VMA RDQS7 |
| EDCA1_3/QSA2_3    |     |           |
| DBBIA0_0/QSA0_0B  | H27 | VMA WDQS0 |
| DBBIA0_1/QSA0_0B  | A27 | VMA WDQS1 |
| DBBIA0_2/QSA0_2B  | C23 | VMA WDQS2 |
| DBBIA0_3/QSA0_2B  | E19 | VMA WDQS3 |
| DBBIA1_0/QSA1_0B  | C15 | VMA WDQS4 |
| DBBIA1_1/QSA1_0B  | E9  | VMA WDQS5 |
| DBBIA1_2/QSA1_1B  | C5  | VMA WDQS6 |
| DBBIA1_3/QSA1_1B  | H4  | VMA WDQS7 |
| ADBIA0/ODTA0      |     |           |
| ADBIA1/ODTA1      |     |           |
| CLKA0             | H26 | VMA CLK0  |
| CLKA0B            | H25 | VMA CLK0# |
| CLKA1             | G9  | VMA CLK1  |
| CLKA1B            | H9  | VMA CLK1# |
| RASA0B            | G22 | VMA RAS0# |
| RASA1B            | G17 | VMA RAS1# |
| CASA0B            | G19 | VMA CAS0# |
| CASA1B            | G16 | VMA CAS1# |
| CSA0B_0           | H22 | VMA CS0#  |
| CSA0B_1           | J22 |           |
| CSA1B_0           | G13 | VMA CS1#  |
| CSA1B_1           | K13 |           |
| CKEA0             | K20 | VMA CKE0  |
| CKEA1             | J17 | VMA CKE1  |
| WEA0B             | G25 | VMA WE0#  |
| WEA1B             | H10 | VMA WE1#  |
| GDDR5 / DDR3      |     |           |
| MAA0_8/MAA_13     | G20 | VMA MA13  |
| MAA0_8/MAA_14     | G14 |           |

## MEMORY INTERFACE





## VRAM Memory TYPE

| Vendor  | Vendor P/N      | STN B/S P/N               | Size  | RAM_STRAP3 | RAM_STRAP2 | RAM_STRAP1 | RAM_STRAP0 | RAM_STRAP4 |     |
|---------|-----------------|---------------------------|-------|------------|------------|------------|------------|------------|-----|
|         |                 |                           |       | DVPDATA_3  | DVPDATA_2  | DVPDATA_1  | DVPDATA_0  | 15"        | 14" |
| Hynix   | H5TQ1G63DFR-11C | AKD5LZWTW02 (64M*16-1Gb)  | 512MB | 0          | 1          | 0          | 0          | 0          | 1   |
|         | H5TQ2G63BFR-11C | AKD5MGWTW00 (128M*16-2Gb) | 1GB   | 0          | 0          | 0          | 0          | 0          | 1   |
| Samsung | K4W1G1646G-BC11 | AKD5EGGT500 (64M*16-1Gb)  | 512MB | 0          | 1          | 0          | 1          | 0          | 1   |
|         | K4W2G1646C-HC11 | AKD5MGWT500 (128M*16-2Gb) | 1GB   | 0          | 0          | 0          | 1          | 0          | 1   |








## Thermal Sensor






|   |  |  |  |  |  |  |  |  |  |   |
|---|--|--|--|--|--|--|--|--|--|---|
| D |  |  |  |  |  |  |  |  |  | D |
| C |  |  |  |  |  |  |  |  |  | C |
| B |  |  |  |  |  |  |  |  |  | B |
| A |  |  |  |  |  |  |  |  |  | A |






|                                                                                       |                         |                             |           |
|---------------------------------------------------------------------------------------|-------------------------|-----------------------------|-----------|
|  |                         | <b>Quanta Computer Inc.</b> |           |
|                                                                                       |                         | <b>PROJECT : BLF_BLFD</b>   |           |
| Size                                                                                  | Document Number         |                             | Rev       |
|                                                                                       | <b>Blank</b>            |                             | <b>1C</b> |
| Date:                                                                                 | Tuesday, April 19, 2011 | Sheet                       | 25 of 53  |






**Quanta Computer Inc.**  
**PROJECT : BLF\_BLF**

CRT [CRT]





# 3 IN 1 CARD READER



Card reader controller <MMC>






# 3 IN 1 CARD READER




30




## USB board




## USB 3.0 CONN



## USB Sleep & Charge MAXIM solution



## USB 3.0 Power switch



| CB0 | CB1 | Status                                              |
|-----|-----|-----------------------------------------------------|
| 0   | 0   | Auto mode                                           |
| 0   | 1   | Force dedicated charger mode                        |
| 1   | X   | Pass-Through(USB) mode:<br>Connect DP/DM to TDP/TDM |



**Quanta Computer Inc.**  
**PROJECT : BLF\_BLF D**

| Size | Document Number | Rev |
|------|-----------------|-----|
|      |                 | 1C  |

**USB2.0X1+USB3.0X1**

Date: Tuesday, April 19, 2011 Sheet 31 of 53

D

D

C

C

B

B

A


A




**Quanta Computer Inc.**  
**PROJECT : BLF\_BLFD**

|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | <b>BLANK</b>            | <b>1C</b>      |
| Date: | Tuesday, April 19, 2011 | Sheet 32 of 53 |


SATA ODD  
[ODD]




ODD Zero power .



SATA HDD  
[HDD]




SATA HDD Re-driver IC




Colay with Redriver IC SATA Re-driver Bypass

|           |      |      |              |
|-----------|------|------|--------------|
| SATA_TXP0 | R164 | *0.4 | BSATA_TXP0   |
| SATA_TXN0 | R165 | *0.4 | BSATA_TXN0   |
| SATA_RXN0 | R166 | *0.4 | BSATA_RXN0_C |
| SATA_RXP0 | R167 | *0.4 | BSATA_RXP0_C |


Codec  
(CX20587)



Earphone






External MIC




## Atheros Lan AR8158

10/100 = 0 ohm CS00002JB38




AMD 10/100: AR8158-BL1A-R = AL008158001





|                     |   |                                                                      |
|---------------------|---|----------------------------------------------------------------------|
| LED0 = LAN_ACTLED   | 1 | Over-clocking enable (default = 1)                                   |
|                     | 0 | Over-clocking disable                                                |
| LED1 = LAN_LINKLED# | 1 | SWR switch-mode regulator select<br>Giga LAN pull High (default = 1) |
|                     | 0 | LDO linear regulator select<br>10/100M LAN pull Low                  |


PLACE NEAR LAN IC SIDE




## TRANSFORMER




14" RJ45- DFTJ08FR164  
15" RJ45- DFTJ08FR169  
Transformer- DB0EL5LAN02






## KEY BOARD Connector

## INT KeyBoard




## TOUCH PAD BOARD


37



## Power Board (UIF)



### Power Switch (debug only)




**Quanta Computer Inc.**  
**PROJECT : BLF BLFD**

|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | <b>FP/TP/KB Conn</b>    | 1C             |
| Date: | Tuesday, April 19, 2011 | Sheet 37 of 53 |


# LED

## AC-IN




White

## POWER




S3 Mode = Orange

## RF LED



Orange


When ON, means in S0  
When BLINK, means in S3  
When OFF, means in S5



Orange


## BATTERY

Full Charge = White




Charging = Orange

## CARDREADER







White

## HDD/ODD



White







Quanta Computer Inc.  
PROJECT : BLF\_BLFD

|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | LED                     | 1C             |
| Date: | Tuesday, April 19, 2011 | Sheet 38 of 53 |

1

# APU FAN (THM)


39




**Quanta Computer Inc.**  
PROJECT : BLF\_BLFD

|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | <b>APU FAN</b>          | 1C             |
| Date: | Tuesday, April 19, 2011 | Sheet 39 of 53 |







Total capacitor : 400uF  
F: 320k Hz  
(AVG 4.9A/ PEAK 7A) OCP:10A




Quanta Computer Inc.  
PROJECT : BLF\_BLFD

| Size  | Document Number         | Rev            |
|-------|-------------------------|----------------|
|       | +1.2V_VDDPR(G5602R41U)  | 1C             |
| Date: | Tuesday, April 19, 2011 | Sheet 42 of 53 |








**Quanta Computer Inc.**  
**PROJECT : BLF\_BLFD**


| Size  | Document Number         | Rev            |
|-------|-------------------------|----------------|
|       | <b>+1.5V_GPU</b>        | <b>1C</b>      |
| Date: | Tuesday, April 19, 2011 | Sheet 45 of 53 |

(Peak 0.5A, AVG 0.35A)



(Peak 0.1A, AVG 0.07A)





| MEM_P1V5 | MEM_P1V35 | +1.5VSUS |
|----------|-----------|----------|
| 1        | DONT CARE | 1.50V    |
| 0        | 1         | 1.35V    |
| 0        | 0         | 1.25V    |











0.75A




## EMI

For EMI







\*HG-TC335BC268D118P2




\*HG-TC335BC268D118P2




\*HG-TC335BC268D118P2




\*HG-TC335BC268D118P2




\*HG-TC268BC335D118P2




\*HG-TC276BC335D179P2




\*HG-TC268BC335D118P2




\*HG-TC268BC335D118P2




\*HG-C236D146P2




\*HG-TC335BC268D118P2





\*HG-TC335BC268D118P2




\*HG-TC268BC335D118P2




\*HG-C236D118P2




\*HG-C236D146P2




\*H-C87D87N




\*H-C236D91P2




\*H-C236D91P2




\*H-C236D142P2




\*H-C268D118P2




\*H-O102X83D102X83N




\*H-C217D59P2




\*H-C236D114P2




\*H-C236D114P2




\*H-C236D142P2




\*H-C236D91P2




\*H-TC102BC217D102PB




\*H-C236D91P2



\*H-C335D256P2



\*H-C236D142P2



\*AMD-APU-BRACKET



**Quanta Computer Inc.**  
**PROJECT : BLF\_BLFD**

|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | <b>Screw</b>            | 1C             |
| Date: | Tuesday, April 19, 2011 | Sheet 50 of 53 |