


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

CW4 BLOCK DIAGRAM


01




Board Stack up Description

PCB Layers

Layer 1		TOP
Layer 2		GND
Layer 3		IN1
Layer 4		IN2
Layer 5		SVCC
Layer 6		IN3
Layer 7		GND
Layer 8		BOTTOM




YONAH Power-up Timing Specifications






Ta=VCC and VCCP assertion to VID[5:0] valid
Tb=VID[5:0] stable to VCC valid
Tc=BCLK stable to PWRGOOD assertion
Td=PWRGOOD to RESET# de-assertion time
Te=Vcc,boot valid to PWRGOOD assertion time

Voltage Rails

Voltage Rails	ON S0~S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	X				VRON
+1.5V	X				MAINON
+1.05V	X				MAINON
5V_S5/3V_S5/1.5V_S5	X	X	X	X	S5_ON
5VSUS/3VSUS/1.8VSUS	X	X			SUSON
SMDDR_VTERM/+2.5V/+3V/+5V/+12V	X				MAINON
+VCC_GFX_CORE/+1.2V_GFX_PCIE	X				MAINON
LANVCC	X	X	X	X	LAN_ON
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL




PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
RICOH832	AD25	REQ0# / GNT0#	INT E# / F#





GCLK_SEL = FCTSEL1


FCTSEL1 (PIN13)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_10
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33












Layout out:
Place these inside socket cavity on North side secondary.



ICCP:
1.before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A

ICCA 130mA







H_D#0	E2	H_D# 0
H_D#1	G2	H_D# 1
H_D#2	G7	H_D# 2
H_D#3	M6	H_D# 3
H_D#4	H7	H_D# 4
H_D#5	H3	H_D# 5
H_D#6	G4	H_D# 6
H_D#7	E3	H_D# 7
H_D#8	N8	H_D# 8
H_D#9	H2	H_D# 9
H_D#10	M10	H_D# 10
H_D#11	N12	H_D# 11
H_D#12	N9	H_D# 12
H_D#13	H5	H_D# 13
H_D#14	P13	H_D# 14
H_D#15	K9	H_D# 15
H_D#16	M2	H_D# 16
H_D#17	W10	H_D# 17
H_D#18	Y8	H_D# 18
H_D#19	V4	H_D# 19
H_D#20	M3	H_D# 20
H_D#21	J1	H_D# 21
H_D#22	N5	H_D# 22
H_D#23	N3	H_D# 23
H_D#24	W6	H_D# 24
H_D#25	W9	H_D# 25
H_D#26	N2	H_D# 26
H_D#27	Y7	H_D# 27
H_D#28	Y9	H_D# 28
H_D#29	P4	H_D# 29
H_D#30	W3	H_D# 30
H_D#31	N1	H_D# 31
H_D#32	AD12	H_D# 32
H_D#33	AE3	H_D# 33
H_D#34	AC9	H_D# 34
H_D#35	AC7	H_D# 35
H_D#36	AC14	H_D# 36
H_D#37	AD11	H_D# 37
H_D#38	AC11	H_D# 38
H_D#39	AB2	H_D# 39
H_D#40	AD7	H_D# 40
H_D#41	AB1	H_D# 41
H_D#42	Y3	H_D# 42
H_D#43	AC6	H_D# 43
H_D#44	AE2	H_D# 44
H_D#45	AC5	H_D# 45
H_D#46	AG3	H_D# 46
H_D#47	AJ9	H_D# 47
H_D#48	AH8	H_D# 48
H_D#49	AJ14	H_D# 49
H_D#50	AE9	H_D# 50
H_D#51	AE11	H_D# 51
H_D#52	AH12	H_D# 52
H_D#53	AJ5	H_D# 53
H_D#54	AH5	H_D# 54
H_D#55	AJ6	H_D# 55
H_D#56	AE7	H_D# 56
H_D#57	AJ7	H_D# 57
H_D#58	AJ2	H_D# 58
H_D#59	AE5	H_D# 59
H_D#60	AJ3	H_D# 60
H_D#61	AH2	H_D# 61
H_D#62	AH13	H_D# 62
H_D#63		H_D# 63

HOST

H_A#_3	J13	H_A#3
H_A#_4	B11	H_A#4
H_A#_5	C11	H_A#5
H_A#_6	M11	H_A#6
H_A#_7	C15	H_A#7
H_A#_8	E16	H_A#8
H_A#_9	L13	H_A#9
H_A#_10	G17	H_A#10
H_A#_11	C14	H_A#11
H_A#_12	K16	H_A#12
H_A#_13	B13	H_A#13
H_A#_14	L16	H_A#14
H_A#_15	J17	H_A#15
H_A#_16	B14	H_A#16
H_A#_17	K19	H_A#17
H_A#_18	P15	H_A#18
H_A#_19	R17	H_A#19
H_A#_20	H16	H_A#20
H_A#_21	H20	H_A#21
H_A#_22	L19	H_A#22
H_A#_23	D17	H_A#23
H_A#_24	M17	H_A#24
H_A#_25	N16	H_A#25
H_A#_26	J19	H_A#26
H_A#_27	B18	H_A#27
H_A#_28	E19	H_A#28
H_A#_29	B17	H_A#29
H_A#_30	B15	H_A#30
H_A#_31	E17	H_A#31
H_A#_32	C18	H_A#32
H_A#_33	A19	H_A#33
H_A#_34	B19	H_A#34
H_A#_35	N19	H_A#35
H_ADS#	G12	H_ADS# 4
H_ADSTB#_0	H17	H_ADSTB#0 4
H_ADSTB#_1	G20	H_ADSTB#1 4
H_BNR#	C8	H_BNR# 4
H_BPR#	E8	H_BPR# 4
H_BREQ#	F12	H_BREQ# 4
H_DEFER#	D6	H_DEFER# 4
H_DBSY#	C10	H_DBSY# 4
HPLL_CLK	AM5	CLK_MCH_BCLK# 3
HPLL_CLK#	AM7	CLK_MCH_BCLK# 3
H_DPWR#	H8	H_DPWR# 4
H_DRDY#	K7	H_DRDY# 4
H_HIT#	E4	H_HIT# 4
H_HITM#	C6	H_HITM# 4
H_LOCK#	G10	H_LOCK# 4
H_TRDY#	B7	H_TRDY# 4
H_DINV#_0	K5	H_DINV#0 4
H_DINV#_1	L2	H_DINV#1 4
H_DINV#_2	AD13	H_DINV#2 4
H_DINV#_3	AE13	H_DINV#3 4
H_DSTBN#_0	M7	H_DSTBN#0 4
H_DSTBN#_1	K3	H_DSTBN#1 4
H_DSTBN#_2	AD2	H_DSTBN#2 4
H_DSTBN#_3	AH11	H_DSTBN#3 4
H_DSTBP#_0	L7	H_DSTBP#0 4
H_DSTBP#_1	K2	H_DSTBP#1 4
H_DSTBP#_2	AC2	H_DSTBP#2 4
H_DSTBP#_3	AJ10	H_DSTBP#3 4
H_REQ#_0	M14	H_REQ#0 4
H_REQ#_1	E13	H_REQ#1 4
H_REQ#_2	A11	H_REQ#2 4
H_REQ#_3	H13	H_REQ#3 4
H_REQ#_4	B12	H_REQ#4 4
H_RS#_0	E12	H_RS#0 4
H_RS#_1	D7	H_RS#1 4
H_RS#_2	D8	H_RS#2 4

06





PROJECT : CW4
Quanta Computer Inc.

Size Custom	Document Number Crestline_C (DDR2)	Rev 1A
Date: Friday, November 03, 2006	Sheet 8 of 44	

IVCCSM supply
current 1
channel
1.615A 2
channel
3.318A

POWER

VCC SM

VCC GFX NCTF

VCC GFX

VCC SM LF

CRESTLINE_ip0

VCC_1
VCC_2
VCC_3
VCC_4
VCC_5
VCC_6
VCC_7
VCC_8
VCC_9
VCC_10
VCC_11
VCC_12
VCC_13
VCC_AXG_NCTF_1
VCC_AXG_NCTF_2
VCC_AXG_NCTF_3
VCC_AXG_NCTF_4
VCC_AXG_NCTF_5
VCC_AXG_NCTF_6
VCC_AXG_NCTF_7
VCC_AXG_NCTF_8
VCC_AXG_NCTF_9
VCC_AXG_NCTF_10
VCC_AXG_NCTF_11
VCC_AXG_NCTF_12
VCC_AXG_NCTF_13
VCC_AXG_NCTF_14
VCC_AXG_NCTF_15
VCC_AXG_NCTF_16
VCC_AXG_NCTF_17
VCC_AXG_NCTF_18
VCC_AXG_NCTF_19
VCC_AXG_NCTF_20
VCC_AXG_NCTF_21
VCC_AXG_NCTF_22
VCC_AXG_NCTF_23
VCC_AXG_NCTF_24
VCC_AXG_NCTF_25
VCC_AXG_NCTF_26
VCC_AXG_NCTF_27
VCC_AXG_NCTF_28
VCC_AXG_NCTF_29
VCC_AXG_NCTF_30
VCC_AXG_NCTF_31
VCC_AXG_NCTF_32
VCC_AXG_NCTF_33
VCC_AXG_NCTF_34
VCC_AXG_NCTF_35
VCC_AXG_NCTF_36
VCC_AXG_NCTF_37
VCC_AXG_NCTF_38
VCC_AXG_NCTF_39
VCC_AXG_NCTF_40
VCC_AXG_NCTF_41
VCC_AXG_NCTF_42
VCC_AXG_NCTF_43
VCC_AXG_NCTF_44
VCC_AXG_NCTF_45
VCC_AXG_NCTF_46
VCC_AXG_NCTF_47
VCC_AXG_NCTF_48
VCC_AXG_NCTF_49
VCC_AXG_NCTF_50
VCC_AXG_NCTF_51
VCC_AXG_NCTF_52
VCC_AXG_NCTF_53
VCC_AXG_NCTF_54
VCC_AXG_NCTF_55
VCC_AXG_NCTF_56
VCC_AXG_NCTF_57
VCC_AXG_NCTF_58
VCC_AXG_NCTF_59
VCC_AXG_NCTF_60
VCC_AXG_NCTF_61
VCC_AXG_NCTF_62
VCC_AXG_NCTF_63
VCC_AXG_NCTF_64
VCC_AXG_NCTF_65
VCC_AXG_NCTF_66
VCC_AXG_NCTF_67
VCC_AXG_NCTF_68
VCC_AXG_NCTF_69
VCC_AXG_NCTF_70
VCC_AXG_NCTF_71
VCC_AXG_NCTF_72
VCC_AXG_NCTF_73
VCC_AXG_NCTF_74
VCC_AXG_NCTF_75
VCC_AXG_NCTF_76
VCC_AXG_NCTF_77
VCC_AXG_NCTF_78
VCC_AXG_NCTF_79
VCC_AXG_NCTF_80
VCC_AXG_NCTF_81
VCC_AXG_NCTF_82
VCC_AXG_NCTF_83

VCC_SM_LF1

VCC_SM_LF2

VCC_SM_LF3

VCC_SM_LF4

VCC_SM_LF5

VCC_SM_LF6

VCC_SM_LF7

VCC_SM_LF1

VCC_SM_LF2

VCC_SM_LF3

VCC_SM_LF4

VCC_SM_LF5

VCC_SM_LF6

VCC_SM_LF7

Ivcc (External GFX 1.310 A,
integrate 1.572 A)

Layout Note:
370 mils from edge.

Layout Note:
Inside GMCH cavity.

Ivcc_AXG Graphics core supply
current 7.7A

Layout Note:
370 mils from edge.

Layout Note:
Inside GMCH cavity for VCC_AXG.

GMCH 1.05V	current(A)	Remark
VCC Core	1.573	(1.3A for external
VCC_AXG	7.7	65K integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	

Ivcc_AXM
Controller supply
current
540mA

Layout Note:
Place close to GMCH edge.

CRESTLINE_ip0

Layout Note:
Place C901 where LVDS
and DDR2 taps.

Layout Note:
Place on the edge.

PROJECT : CW4
Quanta Computer Inc.


External VGA with EV@part, Internal VGA with IV@ part



Signal	If SDVO Disable LVDS Disable	If LV enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TX_LVDS	GND	1.8V

CRT/TV Disable/Enable guideline

External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TVC_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TVDAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TVA_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TVB_DAC	3.3V	GND	VCCSYNC	3.3V	GND





Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal

CFG[17:3] Have internal Pull-up


CFG[18:19] Have internal Pull-down

Any CFG signal strapping option not list below should be left NC Pin


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

DMI X2 Select


MCH_CFG_5	Low = DMIX2 High = IDMX4(Default)
-----------	--------------------------------------

**DMI Lane Reversal**

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--

**FSB Dynamic ODT**


MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---

**SDVO/PCIE Concurrent operation**


MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---

**XOR /ALLz /Clock Un-gating**

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)

**PCI Express Graphics**

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



**SDVO Present**

Strap define at External DVI control page


DDRII DUAL CHANNEL A, B.

13



DDRII A CHANNEL



DDRII B CHANNEL







Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM





PROJECT : CW4
Quanta Computer Inc.

Size B	Document Number	Rev 1A
DDRII RES. ARRAY		
Date:	Friday, November 03, 2006	Sheet 13 of 44



















FB_CMD[0..26] 17
 FBDQM[0..7] 17
 FB_DQS[0..7] 17
 FB_DQS[0..7] 17



G72MV : FB_CLK0+FB_CLK0#=120 OHM
 NB8M : 40.2/F + 40.2/F



G72MV : FB_CLK0+FB_CLK0#=120 OHM
 NB8M : 40.2/F + 40.2/F







ICH8-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1.05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

XOR Chain Entrance Strap

ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1



MINI CARD PCI-E

EXPRESS CARD (NEW CARD)

PCI-E-LAN

35 PCIE_RXN0
35 PCIE_RXP0
35 PCIE_TXN0
35 PCIE_TXP0

35 PCIE_RXN1
33 PCIE_RXP1
33 PCIE_TXN1
33 PCIE_TXP1

C625 .1U/10V/04 PCIE_TXN0_C
C624 .1U/10V/04 PCIE_TXP0_C

C623 .1U/10V/04 PCIE_TXN1_C
C622 .1U/10V/04 PCIE_TXP1_C

T100 PCIE_RXN5
T101 PCIE_RXP5
T227 PCIE_TXN5
T226 PCIE_TXP5

T96 PCIE_RXN3
T95 PCIE_RXP3
T222 PCIE_TXN3
T225 PCIE_TXP3

T84 PCIE_RXN4
T83 PCIE_RXP4
T224 PCIE_TXN4
T223 PCIE_TXP4

31 PCIE_RXN2_LAN
31 PCIE_RXP2_LAN
31 PCIE_TXN2_LAN
31 PCIE_TXP2_LAN

C619 .1U/10V/04 PCIE_TXN2_C
C618 .1U/10V/04 PCIE_TXP2_C

T81
T217
T94
T92
T90
T147
T248
T235
T132
T121
T140
T141
T240
T129
T244

SPI_CS1#
SBI_CLK
SBI_CS0#
SBI_CS1#
SBI_MOSI
SBI_MISO
USBOC#0
USBOC#1
USBOC#2
USBOC#3
USBOC#4
USBOC#5
USBOC#6
USBOC#7
USBOC#8
USBOC#9

P27 PERN1
P26 PERP1
N29 PETN1
N28 PETP1

M27 PERN2
M26 PERP2
L29 PETN2
L28 PETP2

K27 PERN3
K26 PERP3
J29 PETN3
J28 PETP3

H27 PERN4
H26 PERP4
G29 PETN4
G28 PETP4

F27 PERN5
F26 PERP5
E29 PETN5
E28 PETP5

P27 PERN1
P26 PERP1
N29 PETN1
N28 PETP1

M27 PERN2
M26 PERP2
L29 PETN2
L28 PETP2

K27 PERN3
K26 PERP3
J29 PETN3
J28 PETP3

H27 PERN4
H26 PERP4
G29 PETN4
G28 PETP4

F27 PERN5
F26 PERP5
E29 PETN5
E28 PETP5

PERN6/GLAN_RXN
PERP6/GLAN_RXP
PETN6/GLAN_TXN
PETP6/GLAN_TXP

C23
C22
C21
C20
C19
C18
C17
C16
C15
C14
C13
C12
C11
C10
C9

OC1#/GPIO40
OC2#/GPIO41
OC3#/GPIO42
OC4#/GPIO43
OC5#/GPIO44
OC6#/GPIO45
OC7#/GPIO46
OC8#/GPIO47
OC9#

OC10#
OC11#
OC12#
OC13#
OC14#
OC15#
OC16#
OC17#
OC18#
OC19#

IC8M REV 1.0

V27 DMI0RXN
V26 DMI0RXP
U29 DMI0TXN
U28 DMI0TXP

V27 DMI1RXN
V26 DMI1RXP
W29 DMI1TXN
W28 DMI1TXP

AB26 DMI2RXN
AB25 DMI2RXP
AA29 DMI2TXN
AA28 DMI2TXP

AD27 DMI3RXN
AD26 DMI3RXP
AC29 DMI3TXN
AC28 DMI3TXP

V27 DMI0RXN
V26 DMI0RXP
U29 DMI0TXN
U28 DMI0TXP

V27 DMI1RXN
V26 DMI1RXP
W29 DMI1TXN
W28 DMI1TXP

AB26 DMI2RXN
AB25 DMI2RXP
AA29 DMI2TXN
AA28 DMI2TXP

AD27 DMI3RXN
AD26 DMI3RXP
AC29 DMI3TXN
AC28 DMI3TXP

DMI_CLKN
DMI_CLKP
DMI_ZCOMP
DMI_IRCOMP

Y23
Y24

USBP0- 30
USBP0+ 30
USBP1- 30
USBP1+ 30
USBP2- 30
USBP2+ 30
USBP3- 33
USBP3+ 33
USBP4- 33
USBP4+ 33
USBP5- 33
USBP5+ 33
USBP6- 35
USBP6+ 35
USBP7- 33
USBP7+ 33
USBP8- 35
USBP8+ 35
USBP9- 35
USBP9+ 35

USB_RBIAS_PN
USB_RBIAS

25mils/15mils
Place within 500 mils of ICH8

R527 22.6/F

STOP#
REQ2#
FRAME#
REQ1#

REQ3#
INT3#
DEVSEL#
TRDY#

SERR#
IRDY#
PERR#
LOCK#

REQ0#
INTG#
INTE#

INTA#
INTB#
INTC#
INTD#

USBOC#2
USBOC#4
USBOC#6
USBOC#3

USBOC#1
USBOC#7
USBOC#0
USBOC#5

USBOC#8
USBOC#9

R420 10K/04
R355 10K/04

A16 SWAP Override strap

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---

GNT3# R254 *1K


ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC


SPI_CS1# R263 *1K

GNT0# R255 *1K



PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832




Don't connect to PCI device / Express card



for EMI request




LAN_RST pin : 1.if used pci
LAN please tie to PLTRST#
2.if used PHY LAN please tie
to RSMRST#



No Reboot strap


HDA_SPKR	Low = Default High = No Reboot
----------	--------------------------------------



Board ID	965GM	965PM+ 10/100	965PM+ 1G	Reserve
	(0:0)	(0:1)	(1:0)	(1:1)
ID0	R658 Stuff	R658 Stuff	R655 Stuff	R655 Stuff
ID1	R668 Stuff	R669 Stuff	R668 Stuff	R669 Stuff




PROJECT : CW4
Quanta Computer Inc.




CRT PORT



23



PROJECT : CW4
Quanta Computer Inc.


Size Custom	Document Number CRT CON	Rev 1A
Date: Friday, November 03, 2006	Sheet 23 of 44	







* NOT Use EEPROM :
R199 : installed (57pin pull hi)
R207,U15,C198 : NOT installed

* Use EEPROM :
R207,U15,C198 : installed
R199 : NOT installed (57 pin pull low)



AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.



===== GND
----- TPA0P
----- TPA0N
===== GND
----- TPB0P
----- TPB0N
===== GND




4 IN1 CARD-READER (PUSH-PUSH)

Support MMC/SD/MS/xD Cards

25	MDIO03	MDIO03	R293	56	SD_WP#_XD_R/B#
25	MDIO17	MDIO17	R301	56	XD-D7
25	MDIO16	MDIO16	R315	56	XD-D6
25	MDIO15	MDIO15	R320	56	XD-D5
25	MDIO14	MDIO14	R339	56	XD-D4
25	MDIO13	MDIO13	R350	56	MS_DATA3_SD_DAT3
25	MDIO12	MDIO12	R362	56	MS_DATA2_SD_DAT2
25	MDIO11	MDIO11	R330	56	MS_DATA1_SD_DAT1
25	MDIO10	MDIO10	R363	56	MS_DATA0_SD_DAT0
25	MDIO08	MDIO08	R392	56	MS_BS_SD_CMD_XD_WE#
25	MDIO05	MDIO05	R275	56	XD-WP#
25	MDIO19	MDIO19	R407	56	XD-ALE
25	MDIO18	MDIO18	R409	56	XD-CLE
25	MDIO02	MDIO02	R423	56	XD-CE#
25	MDIO09	MDIO09	R376	56	SD_CLK_MS_CLK_XD-RE#




G-SENSOR




G_SENSOR Asm/NoAsm TABLE

	ADXL322	No Accel.
Ra	NO_ASM	ASM
Rb	ASM	ASM
all others	ASM	NO_ASM




PC BEEP




PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	AZALIA ALC268	1A
Date:	Friday, November 03, 2006	Sheet 27 of 44





HEADPHONE/ SPDIF OUT




		PROJECT : CW4 Quanta Computer Inc.	
Size	Document Number	Rev	
Custom	AMP_MAX9789A & JACK	1A	
Date:	Friday, November 03, 2006	Sheet	28 of 44


Homologation Area




CD-ROM




SATA-HDD CONNECTOR





USBX3





USB 0





USB 1




USB 2








RJ45 Connector



PROJECT : CW4
Quanta Computer Inc.


Size Custom	Document Number RJ11/RJ45 CONNECTOR	Rev 1A
Date: Friday, November 03, 2006	Sheet 32 of 44	

CCD MODULE




CCD_PWRON#	High Disable	Low Enable
------------	-----------------	---------------


BLUETOOTH




NEWCARD




LED



FAN CONTROL




EMI PAD




HOLES


SWITCH BOARD CON.




KEYBOARD










TOUCH PAD



35




DISCHARGE




Max Power Consumption 1.6W

10/5

3/27 Change P/N
A1A:Change PU3 p/n CS33242F819
Vout=1.24*[1+(R1/R2)]





DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW

Ton:OUT1/OUT2 Switching Frequency
VCC: 200kHz/300kHz
OPEN (REF): 400kHz/300kHz
GND: 400kHz/500kHz

