


8. Block Diagram and Schematic

SAMSUNG PROPRIETARY																							
THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.																							
Bremen-L																							
CPU : Intel Penryn																							
Chip Set : Intel Cantiga & ICH9M																							
Remarks : Montevina Platform																							
Model Name : Bremen-L PBA Name : MAIN PCB Code : GCE : NAN : HAN : Dev. Step : PV Revision : 1.0 T.R. Date : 2009.10.27																							
<table border="1"><thead><tr><th>Design</th><th>CHECK</th><th>APPROVAL</th></tr></thead><tbody><tr><td> </td><td> </td><td> </td></tr><tr><td> </td><td> </td><td> </td></tr></tbody></table>				Design	CHECK	APPROVAL																	
Design	CHECK	APPROVAL																					
Owner : SEC Mobile R & D Signature : X																							
<table border="1"><thead><tr><th>DESIGN</th><th>DATE</th><th>TITLE</th><th>SAMSUNG</th></tr></thead><tbody><tr><td>Jun PARK</td><td>10/10/2008</td><td>Bremen-L</td><td>ELECTRONICS</td></tr><tr><td>CHECK YMAHN</td><td>DEV. STEP PV</td><td>MAIN</td><td>PART NO. BA41-xxxxxA</td></tr><tr><td>APPROVAL HJ.KIM</td><td>REV 1.0</td><td>COVER</td><td></td></tr><tr><td>MOBILE CODE</td><td>LAST EDIT</td><td>October 27, 2009 14:27:43 PM</td><td>PAGE 1 OF 59</td></tr></tbody></table>				DESIGN	DATE	TITLE	SAMSUNG	Jun PARK	10/10/2008	Bremen-L	ELECTRONICS	CHECK YMAHN	DEV. STEP PV	MAIN	PART NO. BA41-xxxxxA	APPROVAL HJ.KIM	REV 1.0	COVER		MOBILE CODE	LAST EDIT	October 27, 2009 14:27:43 PM	PAGE 1 OF 59
DESIGN	DATE	TITLE	SAMSUNG																				
Jun PARK	10/10/2008	Bremen-L	ELECTRONICS																				
CHECK YMAHN	DEV. STEP PV	MAIN	PART NO. BA41-xxxxxA																				
APPROVAL HJ.KIM	REV 1.0	COVER																					
MOBILE CODE	LAST EDIT	October 27, 2009 14:27:43 PM	PAGE 1 OF 59																				

COM-220-015(1996.6.5) REV. 3

D:/users/mobile24/mentor/Bremen-L/PV/Bremen-L_MAIN

8. Block Diagram and Schematic



8. Block Diagram and Schematic

4
3
2
1

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

BOARD INFORMATION

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

I²C / SMB Address

Devices	Address	Hex	Bus
ICH9M	Master		SMBUS Master
CK505M (Clock Generator)	1101 001X	D2h	Clock, Unused Clock Output Disable
SODIMM0	1010 000X	A0h	
SODIMM1	1010 001X	A4h	
MICOM	Master		
BATTERY EMC2102	0001 011X	16h	
	0111 101X	7Ah	

USB PORT Assignment

Port Number	ASSIGNED TO	Port Number	ASSIGNED TO
UHCL_0	0 USB PORT (RIGHT, SUB)	UHCL_3	6 USB PORT (RIGHT, SUB)
UHCL_1	2 USB PORT (LEFT)	UHCL_4	8 CAMERA(17")
	3		9 CAMERA(15")
UHCL_2	4 CARD READER(AU6336)	UHCL_5	11
	5 BLUETOOTH(TBD)		

SATA Assignment

Port Number	ASSIGNED TO	Port Number	ASSIGNED TO
SATA0	HDD	SATA1	ODD
SATA2	-	SATA3	-

PCI EXPRESS Assignment

Port Number	ASSIGNED TO	Port Number	ASSIGNED TO
PCle1	WLAN	PCle2	Wired LAN
PCle3	-	PCle4	-

Crystal / Oscillator

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	ICH9-M	
Crystal	10MHz	MICOM	
Crystal	14.318MHz	CLOCK-Generator	
Crystal	25MHz	LAN	

Voltage Rails

Power Rail	Descriptions	Power Rail	Descriptions
VDC_ADPT	Primary DC system power supply (9 to 19V)	P1.05V_PEG	P1.05V (Direct Media Interface Compensation)
VDC		P5.0V	5.0V Power Rail (off in S3-S5)
VDC_CHG	Charger Reference Voltage Source	P3.3V	3.3V Power Rail (off in S3-S5)
PRTC_BAT	3.3V supply for the RTC well.	P1.05	1.05V Power Rail (off in S3-S5)
P5.0V_ALW	5.0V always power well	P0.9V	DORC Termination
P12.0V_ALW	12.0V always power well	P5.0V_AUX	5.0V Power Rail (off in S4-S5)
P1.7V_VREF	Power Chip Reference	P3.3V_AUX	3.3V Power Rail (off in S4-S5)
P2.0V_VREF	Power Chip Reference	P1.8_AUX	1.8V Power Rail (off in S4-S5)
P5.0V_VREF_FILT	Power Chip Reference	CPU_CORE	Core Voltage for CPU
P3.3V_MICOM	Output voltage of RT8205AGQW (if VDC is removed, it will be off)	AUD_P5V	5.0V supply for Audio
LCD_VDD3V	3.3V (LED LCD)	P4.75V_AUD	Audio Analog Voltage
KB3C_CHG4.2V	To charge battery	P5.0V_STB	To charge USB device at sleep status
P1.2V_LAN	Internal Regulator's Power of LAN Controller	P5.0V_ODD	5.0V supply at SUB_ODD Board
P2.5V_LAN		EGFK_CORE	nVidia Graphic Chip power
P3.3V_MCD	3.3V (3-in-1 Socket)	P1.5V	1.5V Power Rail (off in S3-S5)
		P1.5_AUX	1.5V Power Rail (off in S4-S5)
		P1.8V	1.8V Power Rail (off in S3-S5)

REVISION HISTORY


See rev notes for more information.

DRAW	Jun PARK	DATE	9/23/2008	TITLE	Bremen-L	SAMSUNG ELECTRONICS
CHECK	YLAHN	DEV. STEP	PV	MAIN		
APPROVAL	HJ.KIM	REV	1.0	BOARD INFO		
MODULE CODE	undefined	LAST EDIT				PART NO. BA41-xxxxxA
				October 27, 2009 14:27:43 PM		PAGE 3 OF 59


COM-22C-015(1996.6.5) REV. 3

D:\users\mchilid\monitor\Bremen.L (PV)\Bremen.L


8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic







8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic







8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic







8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic

SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.																						
Bremen-UL																						
CPU : Intel Penryn Chip Set : Intel Cantiga & ICH9M Remarks : Montevina Platform																						
Model Name : Bremen-UL PBA Name : MAIN PCB Code : GCE : BA41-01177A NAN : BA41-01178A HAN : BA41-01179A Dev. Step : PV Revision : 1.0 T.R. Date : 2009.10.19																						
Design	CHECK	APPROVAL																				
Owner : SEC Mobile R & D Signature : X																						
<table border="1"><tr><td>DRAW</td><td>TW.Kim</td><td>DATE</td><td>10/10/2008</td><td rowspan="3">TITLE Bremen-UL MAIN COVER</td><td rowspan="3">SAMSUNG ELECTRONICS PART NO. BA41-xxxxxxA</td></tr><tr><td>CHECK</td><td>H.J.Kim</td><td>REV. STEP</td><td>ADV2nd</td></tr><tr><td>APPROVAL</td><td>S.J.Park</td><td>REV</td><td>1.0</td></tr><tr><td colspan="2">MODULE CODE</td><td colspan="2">LAST EDIT</td><td>October 05, 2009 20:00:56 PM</td><td>PAGE 1 OF 50</td></tr></table>		DRAW	TW.Kim	DATE	10/10/2008	TITLE Bremen-UL MAIN COVER	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxxA	CHECK	H.J.Kim	REV. STEP	ADV2nd	APPROVAL	S.J.Park	REV	1.0	MODULE CODE		LAST EDIT		October 05, 2009 20:00:56 PM	PAGE 1 OF 50	
DRAW	TW.Kim	DATE	10/10/2008	TITLE Bremen-UL MAIN COVER	SAMSUNG ELECTRONICS PART NO. BA41-xxxxxxA																	
CHECK	H.J.Kim	REV. STEP	ADV2nd																			
APPROVAL	S.J.Park	REV	1.0																			
MODULE CODE		LAST EDIT		October 05, 2009 20:00:56 PM	PAGE 1 OF 50																	

COM-22C-015(1896.6.5) REV. 3

D:\users\mobile29\mentor\Bremen-UL\Bremen-UL_Etc

8. Block Diagram and Schematic



8. Block Diagram and Schematic

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

BOARD INFORMATION

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

PCI Devices			
Devices	IDSEL#	REQ/GNT#	Interrupts
Cardbus	AD25	3	A,B,C
USB	AD29(internal)	-	USB2.0 #0 (USB0) : A USB2.0 #1 (USB1) : D USB2.0 #2 (USB4) : C USB2.0 #3 (USB5) : E USB2.0 #4 (EHCI) : H
Hub to PCI	AD30(internal)	-	-
LPC bridge/IDE/AC97/SMBUS	AD31(internal)	-	B
Internal MAC	AD24(internal)	-	E
AC Link	-	-	B
GLAN	-	-	F

Voltage Rails	
VDC	Primary DC system power supply (9 to 20V)
VCC_CORE	Core Voltage for CPU
P1.05V (VCCP)	VTT for CPU, Crestline & ICH9-M
P3.3V_MICOM	3.3V always power rail (for Micom)
P1.5V	1.5V switched power rail (off in S3-S5)
P1.8V	1.8V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V power rail for DDR (off in S4-S5)
P0.9V	0.9V power rail for DDR (off in S3-S5)
P3.3V	3.3V switched power rail (off in S3-S5)
P3.3V_AUX	3.3V switched on power rail (off in S4-S5)
P5.0V	5.0V switched power rail (off in S3-S5)
P5.0V_AUX	5.0V switched on power rail (off in S4-S5)
P5.0V_ALW	5.0V always power rail

USB PORT Assign		PCI Express Assign	
PORT #	ASSIGNED TO	PORT #	ASSIGNED TO
0	SYSTEM PORT 0	0	NC
1	SYSTEM PORT 1	1	Mini Card 1 (WLAN)
2	SYSTEM PORT 2	2	NC
3	NC	3	LOM
4	NC	4	Mini Card 2 (ROBSON or DVB-T)
5	Bluetooth	5	NC
6	Mini PCI Express 2		
7	Camera		
8	NC		
9	NC		

(This table will be update.)

Crystal / Oscillator			
TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	ICH9-M	Real Time Clock
Crystal	10MHz	MICOM	HD64F2169/2160
Crystal	14.318MHz	CLOCK-Generator	CK-505
Crystal	25MHz	LAN	RealTek 88E8057

LCD Pannel Detect (TBD)		
Devices	Resolution	PANNEL_DETECT_0

I ² C / SMB Address			
Devices	Address	Hex	Bus
ICH9-M	Master	-	SMBUS Master
CPU Thermal Sensor	0111 101x	7Ah	Thermal Sensor
SODIMM0	1010 000x	A0h	-
SODIMM1	1010 010x	A4h	-
Thermal Sensor on SODIMM0	0011 000x	30h	-
Thermal Sensor on SODIMM1	0011 010x	34h	-
CK-505M (Clock Generator)	1101 001x	D2h	Clock, Unused Clock Output Disable


REVISION HISTORY

See rev notes for more information.


DRAW	TW.Kim	DATE	9/23/2008	TITLE	Bremen-UL		SAMSUNG	
CHECK	HJ.Kim	REV. STEP	ADV2nd		MAIN		ELECTRONICS	
APPROVAL	S.J.Park	REV	1.0		BOARD INFO		PART NO.	
MODULE CODE	undefined	LAST EDIT			October 05, 2009 20:00:56 PM		PAGE 3 OF 50	

D:\users\mobile29\mentor\Bremen-UL\Bremen-UL_Etc


8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic




8. Block Diagram and Schematic






8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic






- ## 8. Block Diagram and Schematic







8. Block Diagram and Schematic



8. Block Diagram and Schematic











8. Block Diagram and Schematic




8. Block Diagram and Schematic






8. Block Diagram and Schematic







8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic




8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic



8. Block Diagram and Schematic

