

QCLA4 / QCLA5


Eureka 10FG

LA-8861P REV 0.2 Schematic


Intel Processor (Ivy Bridge) / PCH(Panther Point)

2012-02-09 Rev 0.2

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date	Tuesday, February 14, 2012
				Sheet	1 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 2 of 58



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Power Tree	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					QC/LA LA-8861P M/B	0.2
				Date	Tuesday, February 14, 2012	Sheet 3 of 58

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address			
Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		

EC SM Bus1 Address				EC SM Bus2 Address			
Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
				+3VS	ATI GPU	82 H	1000 0010 b
Power	Device	HEX	Address				

Platform	SKU	CPU	PCH	VGA
Chief River		Clarksfield	HM76ES2/HM70C0 (PCHB0@/HM70C0@)	Themes/Chlsea (TH@/CH@)

BTO Option Table

Function	SKU	MIC		LAN		TPM			
description	SKU	MIC		LAN		TPM			
explain	PX4(reserve)	Dig Mic	Analog Mic	10/100M	Giga	9635	9655		
BTO	PX4@	CAM@	AMIC@	8105ELDO@	8111FVB@	TPM9635@	TPM9655@		

Function							
description							
explain							
BTO							

Function							
description							
explain							
BTO							

Function		
description		
explain		
BTO		

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON	HIGH	HIGH	HIGH
S1(Power On Suspend)	HIGH	HIGH	HIGH
S3 (Suspend to RAM)	LOW	HIGH	HIGH
S4 (Suspend to Disk)	LOW	LOW	HIGH
S5 (Soft OFF)	LOW	LOW	LOW
G3	LOW	LOW	LOW


- ❑ All the ASIC supplies, except for VDDR3, must full nominal voltages within 20 ms of the start of the r shorter ramp-up duration is preferred. There is no ramp up of VDDR3 relative to other power rails.
- ❑ The external pull-up resistors on the DDC/AUX sign ramp up before or after both VDDC and VDD_CT have r
 - ❑ VDDC and VDD_CT should not ramp up simultaneously. should reach 90% before VDD_CT starts to ramp up (o
 - ❑ For power down, reversing the ramp-up sequence is

reach their respective ramp-up sequence, though a timing requirement on the

als (if applicable) should be ramped up.

For example, VDDC (or vice versa).


recommended.










Timing diagram showing the sequence of voltage steps for the following signals:

- +3VGS
- VGA_CORE
- +VDDCI
- +1.5VGS
- +1.0VGS
- +1.8VGS


The diagram illustrates the timing relationship between these signals, with a maximum delay of <20ms indicated for the final step.

[illegible]


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/03/11	Deciphered Date	2012/03/11	Title	GPU Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FORT MONTELEONE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev 0.2	
				Date:	Tuesday, February 14, 2012	Sheet 5 of 58





Buffered Rest to CPU



FAN Control Circuit (RPM)



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/11/11		Deciphered Date		2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		Ivy Bridge JTAG/XDP/FAN	
				Document Number		QCLA4 LA-8861P M/B	
				Date		Tuesday, February 14, 2012	
				Sheet		6 of 58	
				Rev		0.2	



JCPUA

DMI

Intel(R) FDI

eDP

TYCO_2013620-2_IVY BRIDGE

PEG_ICOMPI
PEG_ICOMPO
PEG_RCOMPO

PEG_RX#0
PEG_RX#1
PEG_RX#2
PEG_RX#3
PEG_RX#4
PEG_RX#5
PEG_RX#6
PEG_RX#7
PEG_RX#8
PEG_RX#9
PEG_RX#10
PEG_RX#11
PEG_RX#12
PEG_RX#13
PEG_RX#14
PEG_RX#15

PEG_RX#0
PEG_RX#1
PEG_RX#2
PEG_RX#3
PEG_RX#4
PEG_RX#5
PEG_RX#6
PEG_RX#7
PEG_RX#8
PEG_RX#9
PEG_RX#10
PEG_RX#11
PEG_RX#12
PEG_RX#13
PEG_RX#14
PEG_RX#15

PEG_TX#0
PEG_TX#1
PEG_TX#2
PEG_TX#3
PEG_TX#4
PEG_TX#5
PEG_TX#6
PEG_TX#7
PEG_TX#8
PEG_TX#9
PEG_TX#10
PEG_TX#11
PEG_TX#12
PEG_TX#13
PEG_TX#14
PEG_TX#15


PEG_TX#0
PEG_TX#1
PEG_TX#2
PEG_TX#3
PEG_TX#4
PEG_TX#5
PEG_TX#6
PEG_TX#7
PEG_TX#8
PEG_TX#9
PEG_TX#10
PEG_TX#11
PEG_TX#12
PEG_TX#13
PEG_TX#14
PEG_TX#15

K33 PCIE GTX C CRX N0
M35 PCIE GTX C CRX N1
L34 PCIE GTX C CRX N2
J35 PCIE GTX C CRX N3
J32 PCIE GTX C CRX N4
H34 PCIE GTX C CRX N5
H31 PCIE GTX C CRX N6
G33 PCIE GTX C CRX N7
G30 PCIE GTX C CRX N8
F35 PCIE GTX C CRX N9
E34 PCIE GTX C CRX N10
E32 PCIE GTX C CRX N11
D33 PCIE GTX C CRX N12
D31 PCIE GTX C CRX N13
B33 PCIE GTX C CRX N14
G32 PCIE GTX C CRX N15

J33 PCIE GTX C CRX P0
L35 PCIE GTX C CRX P1
K34 PCIE GTX C CRX P2
H35 PCIE GTX C CRX P3
H32 PCIE GTX C CRX P4
G34 PCIE GTX C CRX P5
G31 PCIE GTX C CRX P6
F33 PCIE GTX C CRX P7
F30 PCIE GTX C CRX P8
E35 PCIE GTX C CRX P9
E33 PCIE GTX C CRX P10
D32 PCIE GTX C CRX P11
D34 PCIE GTX C CRX P12
E31 PCIE GTX C CRX P13
C33 PCIE GTX C CRX P14
B32 PCIE GTX C CRX P15

M29 PCIE CTX GRX N0
M32 PCIE CTX GRX N1
M31 PCIE CTX GRX N2
L32 PCIE CTX GRX N3
L29 PCIE CTX GRX N4
K31 PCIE CTX GRX N5
K28 PCIE CTX GRX N6
J30 PCIE CTX GRX N7
J28 PCIE CTX GRX N8
H29 PCIE CTX GRX N9
G27 PCIE CTX GRX N10
E29 PCIE CTX GRX N11
E27 PCIE CTX GRX N12
D28 PCIE CTX GRX N13
D26 PCIE CTX GRX N14
E25 PCIE CTX GRX N15

M28 PCIE CTX GRX P0
M33 PCIE CTX GRX P1
M30 PCIE CTX GRX P2
L31 PCIE CTX GRX P3
L28 PCIE CTX GRX P4
K30 PCIE CTX GRX P5
K27 PCIE CTX GRX P6
J29 PCIE CTX GRX P7
J27 PCIE CTX GRX P8
H28 PCIE CTX GRX P9
G28 PCIE CTX GRX P10
E28 PCIE CTX GRX P11
E28 PCIE CTX GRX P12
D27 PCIE CTX GRX P13
D26 PCIE CTX GRX P14
D25 PCIE CTX GRX P15



PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 m ohm (4 mils)
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 m ohm (12 mils)

PCIE GTX_C_CRX_N[0..15] <14>

PCIE GTX_C_CRX_P[0..15] <14>


PCIE CTX_C_GRX_N[0..15] <14>

PCIE CTX_C_GRX_P[0..15] <14>

	PEG	DG suggest AC cap
IVY Bridge	Gen1/Gen2	75 nF~265 nF
	Gen3	180 nF~265 nF
SANDY Bridge	Gen1/Gen2	100 nF~220 nF

AMD GPU (Themes & Chlsea) only support up to Gen2



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
				Ivy Bridge_DMI/PEG/FDI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCLA4 LA-8861P M/B
				Rev 0.2
				Date: Tuesday, February 14, 2012
				Sheet 7 of 58




PEG AND DDR


SVID

SENSE LINES










Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/11/11				Deciphered Date			
2011/11/11				2012/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Ivy Bridge POWER-1			
Date				Tuesday, February 14, 2012				Rev			
9				0.2				Sheet			
9				9				of			
58				58				58			





DDR3 SO-DIMM A Reverse Type

Intel DDR Vref M3



Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2011/11/11		Deciphered Date		2012/12/31		Title		DDR3H-SODIMMO					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Document Number		Rev			
										Custom		QCLA4 LA-8861P M/B		0.2	
										Date		Tuesday, February 14, 2012		Sheet 12 of 58	
										C		D		E	

Reverse Type DDR3 SO-DIMM B

DDR_B_DQS[0..7] <8>
DDR_B_DQS[0..7] <8>
DDR_B_D[0..63] <64>
DDR_B_MA[0..15] <16>

Close to JDDR.L.1

Close to JDDR.L.126

Layout Note:
Place near JDDR.L

Layout Note: Place these 4 Caps near
Command and Control signals of DIMMB



Layout Note:
Place near JDDR.L.203 and 204

Swap DIMMB to DDR3L
(for layout concern)


Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	DDRIII-SODIMM1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 13 of 58





GFX PCIE LANE REVERSAL

LVDS Interface





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/08/01		Deciphered Date		2013/01/01		Title					
						AT1 SeymourXT M2 PCIE/LVDS							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Revision		Document Number		Rev			
								Custom		QCLA4 LA-8861P M/B		0.2	
						Date		Tuesday, February 14, 2012		Sheet		14 of 58	






Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/08/01		Deciphered Date		2013/01/01		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						ATI SeymourXT M2 BACO POWER			
						Document Number		QCLA4 LA-8861P M/B ²	
						Date		Tuesday, February 14, 2012	
						Sheet		16 of 58	
						Custom			











Co-lay Chelsea/Thames

	Thames M2	Chelsea M2
RV129	240	@
RV130	@	@
RV131	240	@
RV132	@	@
RV134	240	120
RV135	240	120





Thames XT M2

	Thames XT M2
RV129	240
RV130	@
RV131	240
RV132	@
RV134	240
RV135	240





Thames XT M2

	Thames XT M2
RV129	240
RV130	@
RV131	240
RV132	@
RV134	240
RV135	240




Thames XT M2

	Thames XT M2
RV129	240
RV130	@
RV131	240
RV132	@
RV134	240
RV135	240




Thames XT M2

	Thames XT M2
RV129	240
RV130	@
RV131	240
RV132	@
RV134	240
RV135	240





CHANNEL A: 256MB/512MB DDR3




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	ATI SeymourXT M2 VRAM A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	QCLA LA-8861P M/B	0.2
				Date:	Tuesday, February 14, 2012	Sheet 20 of 58

CHANNEL B: 256MB/512MB DDR3





	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0[5:1]	1 1	0 0 1	NC	8.45k	2k
PS_1[5:1]	1 1	0 0 0	NC	NC	4.75k
PS_2[5:1]	0 0	0 0 0	680 nF	NC	4.75k
PS_3[5:1]	1 1	0 0 0	NC	NC	4.75k




VRAM Straps

	0	1	2	3
64MX16 (1G)	0	0	1	1
64MX16 (1G)	0	0	1	1
* 128M16 (2G)	0	1	1	1
* 128M16 (2G)	0	1	1	1



Modify VRAM Straps different from AMD platform
(Because BIOS team want to Common VBIOS,
Seperate VRAM Straps could be easily control VRAM
if AMD & Intel have different VRAM turning setting)



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE
GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE





MLPS Bit	STRAPS	Conventional Pin Strap Equivalent	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
PS_0[3:1]	ROMIDCFG(2:0)	GPIO[13:11]	Memory aperture size select 256MB: 0 0 1	0 0 1
PS_0[4]	N/A	GENLK_VSYNC	Must be 1 at rest. (Chelsea PRO)	1
PS_1[1]	STRAP_BIF GEN3_EN_A	GPIO2	PCIe Gen3 capability 0: 2.5GT/s 1: 5GT/s	0
PS_1[2]	STRAP_BIF CLK_PM_EN	GPIO8	PCIe clock power management capability.	0
PS_1[3]	N/A	GENLK_CLK	Must be 0 at rest. (Chelsea PRO)	0
PS_1[4]	TX_PWRS_ENB	GPIO0	PCIe full TX output swing 0: Half swing 1: Full swing	1
PS_1[5]	TX_DEEMPH_EN	GPIO1	PCIe transmitter de-emphasis enable 0: Disable 1: Enable	1
PS_2[1]	N/A	N/A	Reserved	N/A
PS_2[2]	N/A	N/A	Reserved	N/A
PS_2[3]	BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM 0: Disable 1: Enable	0
PS_2[4]	VGA DIS	GPIO9	VGA disable 0: Enable 1: Disable	0
PS_2[5]	N/A	N/A	Reserved	N/A
PS_3[3:1]	N/A	N/A	Reserved	N/A
PS_0[5]	AUD_PORT_CONN _PINSTRAP[0]	N/A	Audio-capable display outputs	1 1 1
PS_3[4]	AUD_PORT_CONN _PINSTRAP[1]	N/A	0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	1 1 1
PS_3[5]	AUD_PORT_CONN _PINSTRAP[2]	N/A	0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	0 0
AUD[1]	HSYNC		AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0
AUD[0]	VSYNC			

AMD RESERVED CONFIGURATION STRAPS



ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT I NSTALL
RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP " LOW" AND
NOT CONFLICT DURING RESET

GPIO21 H2SYNC GENERICC GPIO2 GPIO8






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	ATI STRAP PINS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACT Custom				Document Number	Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Tuesday, February 14, 2012	Sheet 22 of 58



CRT CONNECTOR




From VGA for debug CRT




2/9: Add for ESD request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 24 of 58


<29> UMA_HDMI_TXC+ CV336 1 2 0.1U_0402_10V7K UMA_DVI_TXC+
<29> UMA_HDMI_TXC- CV337 1 2 0.1U_0402_10V7K UMA_DVI_TXC-
<29> UMA_HDMI_TX0+ CV338 1 2 0.1U_0402_10V7K UMA_DVI_TXD0+
<29> UMA_HDMI_TX0- CV339 1 2 0.1U_0402_10V7K UMA_DVI_TXD0-
<29> UMA_HDMI_TX1+ CV340 1 2 0.1U_0402_10V7K UMA_DVI_TXD1+
<29> UMA_HDMI_TX1- CV341 1 2 0.1U_0402_10V7K UMA_DVI_TXD1-
<29> UMA_HDMI_TX2+ CV342 1 2 0.1U_0402_10V7K UMA_DVI_TXD2+
<29> UMA_HDMI_TX2- CV343 1 2 0.1U_0402_10V7K UMA_DVI_TXD2-






change to 67ohm




2/9: Add for ESD request




2/9: Add for ESD request





HDMI Connector




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/11/11				Deciphered Date			
2011/11/11				2012/12/31				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn.				Document Number			
				QCLA4 LA-8861P M/B				Rev			
				0.2				Date			
				Tuesday, February 14, 2012				Sheet			
				25				of			
				58							






DGPU_PRSENT#		
DGPU_PRSENT#	H	L
M/B SKU	UMA	DIS/OPT

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCH PCI-E/SMBUS/CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev	
				Custom	0.2	
				Date	Tuesday, February 14, 2012	
C		D		Sheet	27 of 58	





HDMI




Digital Display Interface

CRT

PANTHER_POINT_FCBGA989

PCHB0@


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCH CRT/LVDS/HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCLA4 LA-8861P M/B
				Date	Tuesday, February 14, 2012
				Sheet	29 of 58
				Rev	0.2




Boot BIOS Strap		
RF_OFF#	PCH_GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *

A16 Swap Override Strap	
WL_OFF#	* Low= A16 swap override Enable High= A16 swap override Disable

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/11/11		Deciphered Date		2012/12/31		Title	
								PCH PCI/USB/NAND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
						Document Number		Rev	
						Customer		0.2	
						QCLA4 LA-8861P M/B			
						Date: Tuesday, February 14, 2012		Sheet 30 of 58	



Follow Compal ORB
and Intel Check list 460603 V1.5




For PX5

T81 PAD


GPIO

NCTF

PANTHER-POINT_FCBGA989
PCHB0@




DMI & FDI Termination Voltage	
NV_CLE	Set to VCC when HIGH Set to VSS when LOW





GPIO28
On-Die PLL Voltage Regulator
H: Enable
L: Disable

GPIO8
Integrated Clock Chip Enable (Removed)
H: Disable
L: Enable


PXS_EN#	H	L
SKU	NonPXS	PXS





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				QCLA4 LA-8861P M/B
				Rev 0.2
				Date: Tuesday, February 14, 2012 E Sheet 33 of 58




SATA HDD Conn.





SATA ODD Conn (for 15')



SATA ODD Conn



Power Button & RUSB connector



For isolate Intel Rainbow Peak and
Compal Debug Card.

AOAC and WOWL

AOAC and WOWL

3VALW

R1456
100K_0402_5%

C907
0.1uF_0402_10V7K

47K_0402_5%
R1457

2

1

2

1

2

3VALW

Vgs=-4.5V, Id=3A, Rds<97mohm


AO3413_SOT23_Q210


3V_WLAN

PJ555

need short PJ555 if system don't support AOAC or WOWL

PAD-OPEN 2x2mm







	Sx Enable	Sx Disable	S0
WOL_EN#	LOW	HIGH	HIGH

	RTL8105E	RTL8111E/F
Pin14	NC	NC
Pin15	NC	10K ohm PD
Pin38	NC	1K ohm PH



8105E-VL/VD	8105E-VL/VD
8111F/F-VB	8111F/F-VB
PWM Mode	LDO Mode
RL4	0 ohm (Pull High)
RL23	NC
	0 ohm (Pull Down)

LAN Conn.

Sleep & Charge Function



35mA for 3.3V level



For EMI please place near codec


AGND

DGND


EC Beep

PCI Beep


Beep sound




Ext.MIC/LINE IN JACK




SPK Conn.





Analog MIC



placement near Audio Codec






place close to chip





Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	

Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
Date: Tuesday, February 14, 2012				Sheet	40 of 58





LPC Debug Port

Place the PAD under DDR DIMM.




KEYBOARD CONN.




Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2011/11/11	Deciphered Date	2012/12/31		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Debug/KB					
						Size	Document Number				Rev
							QCLA4 LA-8861P M/B				0.2
						Date:	Tuesday, February 14, 2012		ISheet	42	of 58

Touchpad Connector



ESD solution

Screw Hole





EMI solution


PCB Federal Mark PAD




ISPD



WiMAX LED



SATA LED






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PWR/TP/LED/LP/LS/Screw	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					QCLA4 LA-8861P M/B	0.2
				Date:	Tuesday, February 14, 2012	Sheet 43 of 58

[illegible]





change R409 to 120k 5%

[illegible]


For S3 CPU Power Saving

[illegible]



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/11/11		Deciphered Date	
				2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAI DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				DC-DC INTERFACE	
				Document Number	
				QCLA4 LA-8861P M/B	
				Rev 0.2	
Date:		Tuesday, February 14, 2012		Sheet 44 of 58	



RTC Battery



for reverse input protection



Vin Dectector & ILIM


$2.4 < V_{detect} < 3.15V$

	Min.	Typ	Max.
H-->L		17.296V	
L-->H		17.7V	


ILIM and external DPM 3A

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2009/01/23		Deciphered Date		2010/01/23		Title	
								PWR-CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size		Document Number						Rev	
		SAMSUNG						0.2	
Date:		Tuesday, February 14, 2012				Sheet			
						46 of 58			


0.75Volt +/- 5%
TDC 0.7A
Peak Current 1A





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-1.5VP / +0.75VSP	
Size		Document Number		Rev	
Custom		SAMSUNG		0.2	
Date:		Tuesday, February 14, 2012		Sheet 48 of 58	




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2009/01/23	Deciphered Date	2012/12/31	Title PWR-1.8VSP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					SAMSUNG	0.2	
				Date:	Tuesday, February 14, 2012	Sheet	50 of 58






+GFX_CORE




Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 □ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 □ F (0805) 2 x (0805) no-stuff sites



Chief River	330uF*9m	470uF*4.5m	22uF	10uF
8layer for DC CPU	4		16	10
8layer for QC CPU	5		16	10
6layer for DC CPU	5		16	10
6layer for QC CPU	4	1	16	10
GFX_CORE DC	2		12	
GFX_CORE QC	3		12	
1.05V_VCCP	2		12	




Ipeak=30A
Imax=21A
F=300kHz
Total capacitor
1320u
ESR=2.25m ohm

Thames XT

VID4	VID3	VID1	
0	0	0	X
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

	Thames XT	Chelsea Pro
VGA_PCIE	1.0V	0.95V
PR-722	47.5K SD034475280	63.4K SD03463K280



1. 姓名: _____ 性别: _____ 年龄: _____ 职业: _____
 2. 住址: _____ 联系电话: _____ 电子邮箱: _____
 3. 身份证号: _____ 银行卡号: _____ 支付宝账号: _____
 4. 微信账号: _____ 抖音账号: _____ 快手账号: _____
 5. 其他联系方式: _____

1.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PU330 to RT8205L	Change source
2.	2011/09/29	P53-PWR_+1.05VS_VCCP/+16V	SP	Change PU400 to RT8237C	Change source
3.	2011/09/29	P54-PWR_+VCCSAP/1.8VSP		Change PU450 to SY8037B	Change source
4.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change HMOS to MDV1525	Change source
5.	2011/09/29	P53-PWR_+1.05VS_VCCP/+16V	SP	Change HMOS to MDV1525	Change source
6.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Change PD5,PD6 to SCA00001G00	ESD team request
7.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR589 from 348 to 8.06k	FAE suggestion
8.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR590 from 3.65k to 806	FAE suggestion
10.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC574 from 680P to 0.033u	FAE suggestion
11.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC577 from 4700P to 0.033u	FAE suggestion
12.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR548 from 1.21k to 8.06k	FAE suggestion
13.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR550 from 10.7k to 806	FAE suggestion
14.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC547 from 680P to 0.033u	FAE suggestion
15.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC551 from 4700P to 0.033u	FAE suggestion
16.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Add snubber and boost resistor	For 3x3 H-MOS solution
17.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR22 120k,PR27 100k, PR32 0 Ohm	For 120W adapter protect(9012)
18.	2011/09/29	P58-PWR_VGA_CORE		Remove PC803, PC804 add PC806 47u	For Nvidia suggestion
19.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PC360 to SE000006R80	Change source
20.	2011/09/29	P58-PWR_VGA_CORE		Change PC702 to SE00000H180	Change source
21.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR17 14k, PR33 0 Ohm	For CPU temperature protect(9012)
22.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Add PR373 0 Ohm	For 3/5 V always power on(9012)

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title Power PIR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QFKAA	Rev 0.2
				Date Tuesday, February 14, 2012	ISheet 57	of 58

HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO DATE PAGE MODIFICATION LIST

1. 02/01 16 Remove PX_MODE and BACO components
2. 02/01 18 Remove PX_EN and RV125
3. 02/01 12 Change RD9.2 to GND
4. 02/01 13 Change RD15.1 to +3VS
5. 02/01 26 Stuff BIOS 2M ROM:UH4,RH267,RH269,
6. 02/01 27 Change JTP footprint to ACES_50504
7. 02/01 40 Add JMIC ACES_50271-0020N-001_2P
8. 02/01 36 Change JWLAN footprint to ACES_889
9. 02/01 38 Remove INT_MIC from JCRIO.1
10. 02/01 37 Reserve PJ31 from +3VALW_PCH to +3
11. 02/06 38 Swap LR9
12. 02/06 36 Add UM5,RM21;Reserve RM19,PJ33,Lin
13. 02/06 43 Connect AOAC_WLAN_PWR_EN# to EC pin38; Connect WLAN_RST# to EC pin91
14. 02/06 38 Change JCRIO.1 netname to NBA_PLUG
15. 02/06 40 Remove CA64 and add RA32,RA33 to I
16. 02/09 37 Add TL1 on UL1.37
17. 02/09 31 Change UH1.T7 from HDMI_HPD to CHP
18. 02/09 24 Delete T66 and link CHP3_SERDBG to
19. 02/09 10 Remove CC58
19. 02/09 25 Add D94,D95,D96 on HDMI signal
20. 02/09 24 DEL D3~D5 and add D97,D98 on CRT s
21. 02/09 37 Add D99,D100 on LAN signal
22. 02/09 35 Add R1000~R1003 between JODD and J
23. 02/09 08 Reserve DRAMRST_CNTRL_EC to QC3
24. 02/09 41 Reserve DRAMRST_CNTRL_EC to EC pin

CH100,RH271,RH69,CH21
-0120N-001_12P

11-5204_52P

V_LAN

k AOAC_WLAN_PWR_EN# to +3V_WLAN
n38; Connect WLAN_RST# to EC pin91
and change JCRIO.2 to MIC_SENSE
ink SENSE_A to UA1.13

3_SERDBG and add RH216 PH 1Kohm
JCRT.4

ignal

ODDB

89

PURPOSE

No support PX4.0 by K99's request
No support PX4.0 by K99's request
Correct the DDR SPD address
Correct the DDR SPD address
For win8 common design
Follow connector list
From K99's request to change AMIC
Follow connector list
From K99's request to change AMIC
To save power consumption
For layout smoothly
For WLAN ON/OFF feature
For WLAN ON/OFF feature
Remove AMic solution on sub/B
Remove AMic solution on sub/B
Reserved from vendor's suggestion
For Serial POST debugger feature
For Serial POST debugger feature
To prevent from short with thermal
For ESD request
For ESD request
For ESD request
Reserve for reducing SATA signal refle
Reserved for DS3 feature
Reserved for DS3 feature

ction