


VBLE4 / VBLE5

Eureka

LA-8868P REV 1.0 Schematic

**AMD Brazos 2.0 / Zacate APU / Hudson-M3L FCH
2012-07-12 Rev 1.0**

Security Classification	Compal Secret Data			Title	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Compal Electronics, Inc. SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K4	B
Date:				Saturday, September 07, 2013	Sheet 1 of 47



RTC CKT.

Power On/Off CKT.

DC/DC Interface CKT.

Power Circuit DC/DC

RUSB+Power/B
LS-8865P page 27

Audio+CR/B
LS-8864P page 32


ODD/B
LS-8862P page 27

TP/B
LS-8863P page 35


Daughter board

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	Document Number	Rev B
				4019K4	Date	Saturday, September 07, 2013
				Sheet	2	of 47

<11> PCIE_CTX_GRX_P[3..0] ← PCIE_CTX_GRX_P[3..0]
 <11> PCIE_CTX_GRX_N[3..0] ← PCIE_CTX_GRX_N[3..0]
 <11> PCIE_CRX_GTX_P[3..0] ← PCIE_CRX_GTX_P[3..0]
 <11> PCIE_CRX_GTX_N[3..0] ← PCIE_CRX_GTX_N[3..0]



FAN Control Circuit





Security Classification	Compal Secret Data			Title	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K4	B
				Date: Saturday, September 07, 2013	Sheet 5 of 47



SCHEMATIC, MB A8868







DDR SYSTEM MEMORY



Security Classification		Compal Secret Data		Title	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Document Number	SCHEMATIC, MB A8868
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Rev	B
				4019K4	
				Date	Saturday, September 07, 2013
				Sheet	6 of 47





12/13 For debug if layout cross mote






9/26 Add R931 R932 for AMD common design

AMD HDT Debug Conn




SAMTE_ASP-136446-07-B

@





12/22 Change R510, R511, R515, R516 to 2k that meet AMD check list





12/22 PCH side has internal pull up +3VLAW_PCH, so need to level shift

Security Classification		Compal Secret Data		Title	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		4019K4	
Date		Saturday, September 07, 2013		Sheet 7 of 47	












Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K4
				Date:	Saturday, September 07, 2013
				Sheet	11 of 47






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev B
					4019K4	
				Date:	Saturday, September 07, 2013	Sheet 14 of 47






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K4
				Date:	Saturday, September 07, 2013
				Sheet	15 of 47

Close to pin K26




Close to pin J26







GPU STRAPS



GPU by the system BIOS		GPU by VBIOS
GPIO22 = 0 (BIOS_ROM_EN = 0)		GPIO22 = 1 (BIOS_ROM_EN = 1)
GPIO[13:11]	MEMORY SIZE	GPIO[13:11]
0 0 0	128MB	1 0 0
0 0 1	256MB	(M25P05A)
0 1 0	64MB	

External VGA Thermal Sensor

For Internal Thermal Sensor



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

Straps Name	Pin Name	Net Name	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	GPU_GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	0
TX_DEEMPH_EN	GPIO1	GPU_GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	0
BIF_GEN2_EN_A	GPIO2	GPU_GPIO2	PCIe GNE2 ENABLED 0 = Advertises the PCIe device as 2.5 GT/s capable at power-on 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on.	0 5.0 GT/s capability will be controlled by software
RESERVED	GPIO_8_ROMSO	SOUT_GPIO8	RESERVED	0
RESERVED	GPIO_21_BB_EN	N.C	RESERVED	0 (Internal pulldown)
VGA_DIS	GPIO_9_ROMSI	SIN_GPIO9	VGA Controller 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0 (Enable)
BIOS_ROM_EN	GPIO_22_ROMCSB	ROMSE_GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
CONFIG(2:0)	GPIO[13:11]	GPU_GPIO11 GPU_GPIO12 GPU_GPIO13	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size.	0 0 1 (256M)
RESERVED	GENLK_CLK	GENLK_CLK		0
AUD[1] AUD[0]	HSYNC VSYNC	VGA_CRT_HSYNC VGA_CRT_VSYNC	AUD[1:0]: 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if dongle is detected; 11 - Audio for both DisplayPort and HDMI.	0 0

STRAPS	PIN	GPU	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 1,0
VRAM_ID[1:0]	DVDDATA (1,0)	Seymour-S3	512M 64Mx16 (x4)	SAM K4W1G1646G-BC11	SA00004GS00	1 0
			1G 128Mx16 (x4)	SAM K4W2G1646C-HC11	SA000047Q00	1 1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROBOTICS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K4	Rev B
				Date	Saturday, September 07, 2013	Sheet 18 of 47

<7> UMA_TXOUT0+		1	UMA_0_2	2	LCD_TXOUT0+
		R309	0_0402_5%		
<7> UMA_TXOUT0-		1	UMA_0_2	2	LCD_TXOUT0-
		R289	0_0402_5%		
<7> UMA_TXOUT1+		1	UMA_0_2	2	LCD_TXOUT1+
		R293	0_0402_5%		
<7> UMA_TXOUT1-		1	UMA_0_2	2	LCD_TXOUT1-
		R291	0_0402_5%		
<7> UMA_TXOUT2+		1	UMA_0_2	2	LCD_TXOUT2+
		R308	0_0402_5%		
<7> UMA_TXOUT2-		1	UMA_0_2	2	LCD_TXOUT2-
		R287	0_0402_5%		
<7> UMA_TXCLK+		1	UMA_0_2	2	LCD_TXCLK+
		R304	0_0402_5%		
<7> UMA_TXCLK-		1	UMA_0_2	2	LCD_TXCLK-
		R303	0_0402_5%		
<7> UMA_EDID_CLK		1	UMA_0_2	2	LCD_EDID_CLK
		R308	0_0402_5%		
<7> UMA_EDID_DATA		1	UMA_0_2	2	LCD_EDID_DATA
		R307	0_0402_5%		
<7> UMA_ENVDD		1	UMA_0_2	2	LCD_ENVDD
		R358	0_0402_5%		
<7> UMA_ENBKL		1	UMA_0_2	2	EC_ENBKL
		R359	0_0402_5%		
					EC_ENBKL <33>

Signal	Pin	Function
<13> VGA_TXOUT0+	1 D58+ 2	LCD TXOUT0+
	R503 0 0.0402 5%	
<13> VGA_TXOUT0-	1 D58- 2	LCD TXOUT0-
	R263 0 0.0402 5%	
<13> VGA_TXOUT1+	1 D58+ 2	LCD TXOUT1+
	R265 0 0.0402 5%	
<13> VGA_TXOUT1-	1 D58- 2	LCD TXOUT1-
	R284 0 0.0402 5%	
<13> VGA_TXOUT2+	1 D58+ 2	LCD TXOUT2+
	R258 0 0.0402 5%	
<13> VGA_TXOUT2-	1 D58- 2	LCD TXOUT2-
	R504 0 0.0402 5%	
<13> VGA_TXCLK+	1 D58+ 2	LCD TXCLK+
	R297 0 0.0402 5%	
<13> VGA_TXCLK-	1 D58- 2	LCD TXCLK-
	R296 0 0.0402 5%	
<12> VGA_EDID_CLK	1 D58+ 2	LCD EDID_CLK
	R300 0 0.0402 5%	
<12> VGA_EDID_DATA	1 D58+ 2	LCD EDID_DATA
	R299 0 0.0402 5%	
<13> VGA_ENVDD	1 D58+ 2	LCD ENVDD
	R350 0 0.0402 5%	
<12> VGA_ENBKL	1 D58+ 2	EC ENBKL
	R357 0 0.0402 5%	

<13> VGA_TZOUT0+		1	DISEN	2	LCD_TZOUT0+
		R500	0.0402	5%	
<13> VGA_TZOUT0-		1	DISEN	2	LCD_TZOUT0-
		R500	0.0402	5%	
<13> VGA_TZOUT1+		1	DISEN	2	LCD_TZOUT1+
		R507	0.0402	5%	
<13> VGA_TZOUT1-		1	DISEN	2	LCD_TZOUT1-
		R507	0.0402	5%	
<13> VGA_TZOUT2+		1	DISEN	2	LCD_TZOUT2+
		R509	0.0402	5%	
<13> VGA_TZOUT2-		1	DISEN	2	LCD_TZOUT2-
		R511	0.0402	5%	
<13> VGA_TZCLK+		1	DISEN	2	LCD_TZCLK+
		R513	0.0402	5%	
<13> VGA_TZCLK-		1	DISEN	2	LCD_TZCLK-
		R513	0.0402	5%	

23 Change R388 +3VS to +5VS

W=20mils

For RF

4/23 Change R388 +3VS_LVDS_CAM to +5VS_LVDS_CAM

2A




For RF

1.5A

For RF

ACES_87036-1001-CP



The schematic diagram shows a power supply circuit for an LCD module. It starts with a 1.5A current source connected to a +LCD_INV pin. A 68pF capacitor (C262) is connected between the current source and a 10uF capacitor (C284). The output of C284 is connected to a 10uF capacitor (C281). The output of C281 is connected to a B+ pin. A B- pin is also shown. The circuit is labeled 'For EMI'.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev
				Custom	4019K4	B
				Date:	Saturday, September 07, 2013	ISheet 19 of 47

CRT CONNECTOR

Remove D3~D5 on DVT



UMA




<7> UMA_CRT_R	1	UMA@	2	CRT_R
<7> UMA_CRT_G	1	UMA@	2	CRT_G
<7> UMA_CRT_B	1	UMA@	2	CRT_B
<7> UMA_CRT_HSYNC	1	UMA@	2	CRT_HSYNC
<7> UMA_CRT_VSYNC	1	UMA@	2	CRT_VSYNC
<7> UMA_CRT_CLK	1	UMA@	2	CRT_CLK
<7> UMA_CRT_DATA	1	UMA@	2	CRT_DATA

Close to CRT Connector

DISCRETE


<12> VGA_CRT_R	1	DIS@	2	CRT_R
<12> VGA_CRT_G	1	DIS@	2	CRT_G
<12> VGA_CRT_B	1	DIS@	2	CRT_B
<12,18> VGA_CRT_HSYNC	1	DIS@	2	CRT_HSYNC
<12,18> VGA_CRT_VSYNC	1	DIS@	2	CRT_VSYNC
<12> VGA_CRT_CLK	1	DIS@	2	CRT_CLK
<12> VGA_CRT_DATA	1	DIS@	2	CRT_DATA

Close to CRT Connector



Reserve ESD for CRT connector on DVT

Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2012/05/18	Deciphered Date	2013/10/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number	4019K4	Rev	B
Date	Saturday, September 07, 2013	Sheet	20 of 47






DISCRETE

<12> VGA_HDMI_CLK+	CV296	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXC+
<12> VGA_HDMI_CLK-	CV293	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXC-
<12> VGA_HDMI_TX0+	CV294	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXD0+
<12> VGA_HDMI_TX0-	CV297	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXD0-
<12> VGA_HDMI_TX1+	CV299	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXD1+
<12> VGA_HDMI_TX1-	CV298	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXD1-
<12> VGA_HDMI_TX2+	CV295	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXD2+
<12> VGA_HDMI_TX2-	CV300	1	2	0.1U_0402_16V7K	DHDMI@	VGA_DVI_TXD2-






UMA

<7> UMA_HDMI_TXC+	C838	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXC+
<7> UMA_HDMI_TXC-	C837	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXC-
<7> UMA_HDMI_TX0+	C843	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXD0+
<7> UMA_HDMI_TX0-	C844	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXD0-
<7> UMA_HDMI_TX1+	C841	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXD1+
<7> UMA_HDMI_TX1-	C842	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXD1-
<7> UMA_HDMI_TX2+	C839	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXD2+
<7> UMA_HDMI_TX2-	C840	1	2	0.1U_0402_16V7K	IHDMI@	VGA_DVI_TXD2-



4/23 Add C202 and C216 for EMI request

HDMI Connector



Security Classification	Compal Secret Data			Title	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				4019K4	Rev B
Date: Saturday, September 07, 2013				Sheet	21 of 47

Reserve ESD for HDMI conn. on DVT

SS
NSS
SS





APU Display

APU




VGA







WLAN

LAN




Function	GPIO30	GPIO31
Discrete	1	0
UMA	1	1






Security Classification			Compal Secret Data		Title	
Issued Date			2012/05/18	Deciphered Date	2013/10/05	2013/10/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number		Rev B	
			4019K4		Date: Saturday, September 07, 2013	
			Sheet 23 of 47			




SM Bus 0-->S0 PWR domain==> SO-DIMM, WLAN
SM Bus 1-->S5 PWR domain==> no use




12/22 Reserve R326,R327,R329 but
AMD have internal pull down


USB_OC1# is for left USB3.0 ports
USB_OC0# is for right USB2.0 ports




12/22 SMBus Not Implemented use 10k pull up
to +3VALW_FCH



Place R425 and C363
close to FCH for ESD



PCIE_RST2 : Reset PCIE device on Hudson 3



U2D

HUDSON-2

USB MISC

USB 1.1

USB 2.0

USB 3.0

USB 3.0

USB 3.0

USB 3.0

USB 3.0

USB 3.0

USB 3.0

USB 3.0


USB 3.0

USB 3.0

USB 3.0

USB 3.0

USB 3.0



Root

Root

Root


LP2

LP1

218-0755091 A13 HUDSON-M3L FCBGA 656P C38





M3LR1@

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2013/05/05	
2012/05/18		2013/05/05		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev B		4019K4	
Date:		Saturday, September 07, 2013		Sheet 24 of 47	



del +VDDPL_33_MLDAO power plane

del +FCH_VDDAN_33_DAC power plane





































VDDPL_33_SSUSB_S
For Hudson3 USB3.0 only
For Hudson2, connect to GND

LDO_CAP: Internally generated 1.8V
supply for the RGB outputs

demo board connect to GND

demo board connect to GND



218-0755091 A13 HUDSON-M3L FCBGA 656P C38
M3LR1@

Security Classification

Issued Date

2012/05/18

Deciphered Date

2013/10/05

Compal Secret Data

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Schematic, MB A8868

4019K4

Date: Saturday, September 07, 2013

Sheet 25 of 47




STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED

DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	Schematic, MB A8868
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B	4019K4
				Date:	Saturday, September 07, 2013
				Sheet	26 of 47



SATA HDD Conn.






SATA ODD Conn (for 14")




SATA ODD Conn (for 15")



Power Button & RUSB connector




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			4019K4	B
			Date: Saturday, September 07, 2013	Sheet 27 of 47







Pull-up for SLGC5584AV


SLP_CHG#	SELCDP	Function
0	X	DCP autotdetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only



Reserved for EHCI CRC errors

Reserved for EHCI CRC errors




Slot 1 Half PCIe Mini Card-WLANWLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_ON	H	L


<33> BT_ON 

For isolate BT_CTRL and
Compal Debug Card.




4/23 Change R156,R155,C907,C908,Q210 to @

Green Clock Generator



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					4019K4	B



4/23 Mount QL53 and RL24 and change RL28,RL26 to @ for LAN disable


+3V_LAN rising time (10%~90%) need > 1ms and <100ms.

LAN	WOL	LAN_EN	ISOLATEB
		S0	Sx
0	0	0	1
0	1	0	1
1	0	1	1
1	1	1	0*


* S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms

Reserve ESD for LAN on DVT


CardReader Conn.




Update JCRIO pin definition on DVT



TPM1.2 on board





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K4
				Date:	Saturday, September 07, 2013
				Sheet	32 of 47



LPC Debug Port


Place the PAD under DDR DIMM.

@
E-T_3801K-F10N-01L




For EMI

KEYBOARD CONN.



JKB



ACES_50524-02501-001
@

For EMI

Close to JKB

KSO2	1	2
C404	1	100P_0402_50V8J
KSO1	1	2
C405	1	100P_0402_50V8J
KSO0	1	2
C406	1	100P_0402_50V8J
KSO4	1	2
C407	1	100P_0402_50V8J
KSO3	1	2
C408	1	100P_0402_50V8J
KSO5	1	2
C409	1	100P_0402_50V8J
KSO14	1	2
C410	1	100P_0402_50V8J
KSO6	1	2
C411	1	100P_0402_50V8J
KSO7	1	2
C412	1	100P_0402_50V8J
KSO13	1	2
C413	1	100P_0402_50V8J
KSO8	1	2
C415	1	100P_0402_50V8J
KSO9	1	2
C416	1	100P_0402_50V8J
KSO10	1	2
C417	1	100P_0402_50V8J
KSO11	1	2
C418	1	100P_0402_50V8J
KSO12	1	2
C419	1	100P_0402_50V8J
KSO15	1	2
C420	1	100P_0402_50V8J
KSI7	1	2
C421	1	100P_0402_50V8J
KSI2	1	2
C422	1	100P_0402_50V8J
KSI3	1	2
C423	1	100P_0402_50V8J
KSI4	1	2
C424	1	100P_0402_50V8J
KSI0	1	2
C425	1	100P_0402_50V8J
KSI5	1	2
C427	1	100P_0402_50V8J
KSI6	1	2
C429	1	100P_0402_50V8J
KSI1	1	2
C431	1	100P_0402_50V8J

Security Classification

Compal Secret Data

Compal Electronics, Inc.

Issued Date

2012/05/18

Deciphered Date

2013/10/05

Title

SCHEMATIC, MB A8868

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Document Number

4019K4

Rev

B

Date:


Saturday, September 07, 2013

Sheet


34

of 47


Touchpad Connector
(Reserve 7 pins for LED & Win8 TP)




HDD LED




Screw Hole



PCB Federal Mark PAD




ISPD





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Title	
				SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					4019K4
				Date:	Saturday, September 07, 2013
				Sheet	35 of 47







+3VALW TO +3VS





+5VALW TO +5VS




+1.5V to +1.5VS



+5VS TO +5VS_ODD




+1.1VALW to +1.1VS





Security Classification	Compal Secret Data		Title	
Issued Date	2012/05/18	Deciphered Date	2013/10/05	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			4019K4	Rev B
Date:			Saturday, September 07, 2013	Sheet 36 of 47

Compal Electronics, Inc.
SCHEMATIC, MB A8868




PH1 under CPU bottom side :
CPU thermal protection at 93 +3 degree C
Recovery at 56 +3 degree C

Please locate these parts
 Near EC chip



RTC Battery



Security Classification	Compal Secret Data		Title	
Issued Date	2011/12/30	Deciphered Date	2013/10/05	Rev B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				SAMSUNG
Date: Saturday, September 07, 2013				Sheet 37 of 47


Compal Electronics, Inc.
SCHEMATIC, MB A8868


The schematic diagram illustrates the internal circuitry of the BQ24725 evaluation module (EVM). The central component is the BQ24725 integrated circuit (IC), which is configured as a battery charger and DC-DC converter. The circuit includes various input and output pins, such as VIN, VOUT, GND, and BATT+, which are connected to external components like resistors, capacitors, and inductors. The diagram also shows the internal structure of the BQ24725, including the BQ24725_SARGRR_VQFN20_3P5X3P5 package, the BQ24725_ILIM pin, and the BQ24725_IOUT pin. The schematic is divided into several sections, including the Vin Detector, the ILIM and external DPM section, and the BATT+ section. The Vin Detector section shows the connection of the BQ24725_VIN pin to the BQ24725_VIN pin. The ILIM and external DPM section shows the connection of the BQ24725_ILIM pin to the BQ24725_ILIM pin. The BATT+ section shows the connection of the BQ24725_BATT+ pin to the BATT+ pin. The diagram also includes a table of component values and a list of component footprints.

Min.	Typ	Max.
H-->L	17.23V	
L-->H	17.63V	


ILIM and external DPM
3.97A

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/12/30	Deciphered Date	2013/10/05	Title	SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev B
				SAMSUNG		
Date:				Saturday, September 07, 2013	Sheet	38 of 47







+1.1VALWP (4A, 240mils, Via NO. = 8)





+1.8VSP (3A, 120mils, Via NO. = 6)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/12/30	Deciphered Date		Title	SCHEMATIC, MB A8868	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-8712P	Rev B
Date:	Saturday, September 07, 2013	Sheet	41 of 47			








Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/12/30	Deciphered Date	2013/10/05	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	4019K4
			Size	Rev B
			Date	Saturday, September 07, 2013 15:00 43 of 47

+*APU_CORE*+*APU_CORE_NB*

+VGA_CORE



Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, MB A8868			
Issued Date	2011/12/30	Deciphered Date		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				A3	LA-8712P	B	
				Date:	Saturday, September 07, 2013	Sheet	44 of 47



Security Classification	Compal Secret Data		Title	
Issued Date	2011/12/30	Deciphered Date	2013/10/05	SCHEMATIC, MB A8868
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev B
Date: Saturday, September 07, 2013				Sheet 45 of 47