


QMLE4/5


Eureka Discrete

LA-8863P REV 0.3 Schematic

**AMD Trinity APU / Hudson M3 FCH
Thames XT & Chelsea PRO
2012-03-13 Rev 0.3**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC,MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	4019IT
Date: Friday, March 23, 2012				Sheet	1 of 51





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IT
				Date	Friday, March 23, 2012
				Sheet	3 of 51
				Rev	A

Voltage Rails (0 MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +1.1VALW +VSB	+1.5V +3V +1.05V	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +CPU_CORE +CPU_CORE_NB +VGA_CORE +3VGS +1.8VSG +1.5VSG +1.0VSG
S0	0	0	0	0	0	0
S1	0	0	0	0	0	0
S3	0	0	0	0	0	X
S5 S4/AC	0	0	0	0	X	X
S5 S4/ Battery only	0	0	0	X	X	X
S5 S4/AC & Battery don't exist	0	X	X	X	X	X

BTO Option Table

Function	HDMI				SKU		
description	HDMI				SKU		
explain	UMA PowerXpress		COMMON		UMA	PowerXpress	Discrete
BTO	IHDMI@		HDMI@		UMA@	UMA@+VGA@+PXS@	VGA@+DIS@

Function	MINI PCI-E SLOT	LAN				
description		LAN				
explain		10/100M		GIGA		
BTO		8105ELD0@	8105ESWR@	8111E@		

Function		Cam & Mic	Panel			
description		Cam & Mic	Panel (DIS@)			
explain		Cam & Mic				
BTO		CAM@				

Function	GPIO for PowerXpress		Chipset			
description	PowerXpress (PXS@)		FCH		GPU	
explain	PowerXpress Enable	Crossfire Enable	Hudson-M3		Whistler Pro	
BTO	PXSEN@	CROSSEN@	HUDM3R1@	HUDM3R3@	WHPROR1@	WHPROR3@

Function	PowerXpress		FCH			
description	PowerXpress		FCH			
explain	BACO mode	Non-BACO	Hudson-M2	Hudson-M3		
BTO	BACO@	NOBACO@	M2@	M3@		

FCH SM Bus Address (SCL0/SDA0)

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	90 H	1001 000xb
+3VS	DDR SO-DIMM 1	92 H	1001 001xb
+3VS	WLAN		




EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 011x b
+3VL	Charger IC	12 H	0001 001x b
EC SM Bus3 Address			
+3VS	LVDS EEPROM	A8 H	1010 1000 b

EC SM Bus2 Address


Power	Device	HEX	Address
+3VS	APU Thermal Sensor	98 H	1001 100x b
+3VS	GPU Internal Thermal	82 H	1000 001x b
+3VS	GPU External Thermal	9A H	1001 101x b
+3VS	GPU External Thermal	9A H	1001 101x b

STATE	SIGNAL	SLP_S3#	SLP_S5#
Full ON		HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH
S4 (Suspend to Disk)		LOW	HIGH
S5 (Soft OFF)		LOW	LOW
G3		LOW	LOW



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB LA-8863		
				Document Number	Rev A	
				4019IT		
Date:	Friday, March 23, 2012	Sheet	6 of 51			







JAPUF		
J20	VSS_1	A19
I4	VSS_2	A21
R7	VSS_3	A23
W18	VSS_4	A25
A15	VSS_5	A7
AB17	VSS_6	AA4
AC22	VSS_7	AA7
AE21	VSS_8	AB13
AF24	VSS_9	AB15
AH23	VSS_10	AB19
AH25	VSS_11	AB21
B7	VSS_12	AB23
C14	VSS_13	AB25
C16	VSS_14	AB27
C2	VSS_15	AB9
C20	VSS_16	AC14
C22	VSS_17	AC16
C24	VSS_18	AC18
C26	VSS_19	AC20
C28	VSS_20	AC22
D13	VSS_21	AC24
D15	VSS_22	AC26
D17	VSS_23	AC28
D19	VSS_24	AC30
D23	VSS_25	AC32
D25	VSS_26	AC34
D27	VSS_27	AC36
E4	VSS_28	AC38
E9	VSS_29	AC40
F14	VSS_30	AC42
F16	VSS_31	AC44
F20	VSS_32	AC46
F22	VSS_33	AC48
F24	VSS_34	AC50
F26	VSS_35	AC52
G13	VSS_36	AC54
G15	VSS_37	AC56
G17	VSS_38	AC58
G19	VSS_39	AC60
G21	VSS_40	AC62
G23	VSS_41	AC64
G25	VSS_42	AC66
G4	VSS_43	AC68
J22	VSS_44	AC70
J24	VSS_45	AC72
M4	VSS_46	AC74
M7	VSS_47	AC76
M11	VSS_48	AC78
K14	VSS_49	AC80
K16	VSS_50	AC82
K18	VSS_51	AC84
K20	VSS_52	AC86
K22	VSS_53	AC88
K24	VSS_54	AC90
K26	VSS_55	AC92
K28	VSS_56	AC94
K30	VSS_57	AC96
K32	VSS_58	AC98
K34	VSS_59	AC100
K36	VSS_60	AC102
K38	VSS_61	AC104
K40	VSS_62	AC106
K42	VSS_63	AC108
K44	VSS_64	AC110
K46	VSS_65	AC112
K48	VSS_66	AC114
K50	VSS_67	AC116
K52	VSS_68	AC118
K54	VSS_69	AC120
K56	VSS_70	AC122
K58	VSS_71	AC124
K60	VSS_72	AC126

Demo Board Capacitor			
APU_CORE	CORE_NB	CORE_NB_CAP	VDDIO_SUS
22uF x 10	22uF x 2	22uF x 2	(CPU side)
0.22uF x 2	10uF x 1	180pF x 1	22uF x 4
0.01uF x 3	0.22uF x 2		4.7uF x 4
180pF x 2	180pF x 3		0.22uF x 6 +2(split)
			180pF x 1 + 2(split)
VDDP	VDDR	VDDA	VDDIO_SUS
0.22uF x 2	0.22uF x 2	4.7uF x 1	(DIMM x2)
180pF x 2	1nF x 1	0.22uF x 1	100uF x 2
	180pF x 2	3.3nF x 1	0.1uF x 12

CPU TSI interface level shift





Panel PWM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC,MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 4019IT
				Date: Friday, March 23, 2012	Sheet 9 of 51

DDR3 SO-DIMM B Standard Type




<5> PCIE_CTX_C_GRX_P[0..15] PCIE_CTX_C_GRX_P[0..15]
<5> PCIE_CTX_C_GRX_N[0..15] PCIE_CTX_C_GRX_N[0..15]

PCIE GTX C CRX P[0..15] PCIE GTX_C_CRX_P[0..15] <5>
PCIE GTX C CRX N[0..15] PCIE GTX_C_CRX_N[0..15] <5>

Close to UV1

PCIE_CTX_C_GRX_P0 AA38	PCIE_CTX_C_GRX_N0 Y37	PCIE_TX0P PCIE_TX0N	Y33 PCIE GTX CRX P0 0.1U 0402 16V7K 2 1 CV73	PCIE GTX C CRX P0
PCIE_CTX_C_GRX_P1 Y35	PCIE_CTX_C_GRX_N1 W36	PCIE_TX1P PCIE_TX1N	Y32 PCIE GTX CRX N0 0.1U 0402 16V7K 2 1 CV74	PCIE GTX C CRX N0
PCIE_CTX_C_GRX_P2 W38	PCIE_CTX_C_GRX_N2 V37	PCIE_TX2P PCIE_TX2N	W33 PCIE GTX CRX P1 0.1U 0402 16V7K 2 1 CV71	PCIE GTX C CRX P1
PCIE_CTX_C_GRX_P3 V35	PCIE_CTX_C_GRX_N3 U36	PCIE_TX3P PCIE_TX3N	W32 PCIE GTX CRX N1 0.1U 0402 16V7K 2 1 CV72	PCIE GTX C CRX N1
PCIE_CTX_C_GRX_P4 U38	PCIE_CTX_C_GRX_N4 T37	PCIE_TX4P PCIE_TX4N	U33 PCIE GTX CRX P2 0.1U 0402 16V7K 2 1 CV69	PCIE GTX C CRX P2
PCIE_CTX_C_GRX_P5 T35	PCIE_CTX_C_GRX_N5 R36	PCIE_TX5P PCIE_TX5N	U32 PCIE GTX CRX N2 0.1U 0402 16V7K 2 1 CV70	PCIE GTX C CRX N2
PCIE_CTX_C_GRX_P6 R38	PCIE_CTX_C_GRX_N6 P37	PCIE_TX6P PCIE_TX6N	U30 PCIE GTX CRX P3 0.1U 0402 16V7K 2 1 CV67	PCIE GTX C CRX P3
PCIE_CTX_C_GRX_P7 P35	PCIE_CTX_C_GRX_N7 N36	PCIE_TX7P PCIE_TX7N	U29 PCIE GTX CRX N3 0.1U 0402 16V7K 2 1 CV68	PCIE GTX C CRX N3
PCIE_CTX_C_GRX_P8 N38	PCIE_CTX_C_GRX_N8 M37	PCIE_TX8P PCIE_TX8N	T33 PCIE GTX CRX P4 0.1U 0402 16V7K 2 1 CV65	PCIE GTX C CRX P4
PCIE_CTX_C_GRX_P9 M35	PCIE_CTX_C_GRX_N9 L36	PCIE_TX9P PCIE_TX9N	T32 PCIE GTX CRX N4 0.1U 0402 16V7K 2 1 CV66	PCIE GTX C CRX N4
PCIE_CTX_C_GRX_P10 L38	PCIE_CTX_C_GRX_N10 K37	PCIE_TX10P PCIE_TX10N	T30 PCIE GTX CRX P5 0.1U 0402 16V7K 2 1 CV63	PCIE GTX C CRX P5
PCIE_CTX_C_GRX_P11 K35	PCIE_CTX_C_GRX_N11 J36	PCIE_TX11P PCIE_TX11N	T29 PCIE GTX CRX N5 0.1U 0402 16V7K 2 1 CV64	PCIE GTX C CRX N5
PCIE_CTX_C_GRX_P12 J38	PCIE_CTX_C_GRX_N12 H37	PCIE_TX12P PCIE_TX12N	P33 PCIE GTX CRX P6 0.1U 0402 16V7K 2 1 CV61	PCIE GTX C CRX P6
PCIE_CTX_C_GRX_P13 H35	PCIE_CTX_C_GRX_N13 G36	PCIE_TX13P PCIE_TX13N	P32 PCIE GTX CRX N6 0.1U 0402 16V7K 2 1 CV62	PCIE GTX C CRX N6
PCIE_CTX_C_GRX_P14 G38	PCIE_CTX_C_GRX_N14 F37	PCIE_TX14P PCIE_TX14N	P30 PCIE GTX CRX P7 0.1U 0402 16V7K 2 1 CV59	PCIE GTX C CRX P7
PCIE_CTX_C_GRX_P15 F35	PCIE_CTX_C_GRX_N15 E36	PCIE_TX15P PCIE_TX15N	P29 PCIE GTX CRX N7 0.1U 0402 16V7K 2 1 CV60	PCIE GTX C CRX N7

PCI EXPRESS INTERFACE



Chelsea Only

RV198 1.69K 0402 1% CH@


Thames Only

RV63 1.27K 0402 1% TH@

Install 2K for Thames/Seymour


RV65 1K 0402 1% CH@


LVDS Interface





THAMES XT M2 TH@


Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	SCHEMATIC, MB LA-8863
		Document Number	4019IT
		Date	Friday, March 23, 2012
		Sheet	12 of 51







PX_MODE=0 to shut down VDDR3, PCIE_VDDC, 1.5VGS and 1.8VGS power rails











Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IT	Rev A
				Date	Friday, March 23, 2012	Sheet 16 of 51




This basic topology should be used for DRAM RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custm	40191T
				Date	Friday, March 23, 2012
				Sheet	17 of 51

CHANNEL A: 512MB/1024MB DDR3






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev A
				4019JT		
Date:				Friday, March 23, 2012	Sheet 18 of 51	

CHANNEL B: 512MB/1024MB DDR3



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				C	A
				4019TT	
Date:				Friday, March 23, 2012	Sheet 19 of 51

	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0	1 1	0 0 1	NC	8.45k	2k
PS_1	1 1	0 0 0	NC	NC	4.75k
PS_2	0 0	0 0 0	680 nF	NC	4.75k
PS_3	1 1	0 0 0	NC	NC	4.75k



VRAM Straps

Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
H5TQ1G63DFR-11C Hynix 1GB SA000041S20	RV68 0	RV70 0	RV72 0
K4W1G1646G-BC11 Samsung 1GB SA00004GS00	RV67 1	RV70 0	RV72 0
H5TQ2G63BFR-11C Hynix 2GB SA00003YO00	RV68 0	RV69 1	RV72 0
K4W2G1646C-BC11 Samsung 2GB SA000047Q00	RV67 1	RV69 1	RV72 0

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 10K RESISTOR
X= DESIGN DEPENDANT
NA= NOT APPLICABLE


MLPS Bit	STRAPS	Conventional Pin Strap Equivalent	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
PS_0[3:1]	ROMIDCFG(2:0)	GPIO[13:11]	Memory aperture size select 256MB: 0 0 1	0 0 1
PS_0[4]	N/A	GENLK_VSYNC	Must be 1 at rest. (Chelsea PRO)	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	GPIO2	PCIE Gen3 capability 0: 2.5GT/s 1: 5GT/s	0
PS_1[2]	STRAP_BIF_CLK_PM_EN	GPIO8	PCIE clock power management capability.	0
PS_1[3]	N/A	GENLK_CLK	Must be 0 at rest. (Chelsea PRO)	0
PS_1[4]	TX_PWRS_ENB	GPIO0	PCIE full TX output swing 0: Half swing 1: Full swing	1
PS_1[5]	TX_DEEMPH_EN	GPIO1	PCIE transmitter de-emphasis enable 0: Disable 1: Enable	1
PS_2[1] PS_2[2]	N/A	N/A	Reserved	N/A
PS_2[3]	BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM 0: Disable 1: Enable	0
PS_2[4]	VGA DIS	GPIO9	VGA disable 0: Enable 1: Disable	0
PS_3[3:1]	N/A	N/A	Reserved	N/A
PS_0[5] PS_3[4] PS_3[5]	AUD_PORT_CONN_PINSTRAP[0] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[2]	N/A	Audio-capable display outputs 0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	1 1 1
AUD[1] AUD[0]	HSYNC VSYNC		AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0

AMD RESERVED CONFIGURATION STRAPS





ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21 H2SYNC GENERICC GPIO2 GPIO8






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC,MB LA-8863	
Size		Document Number		Rev	
Custom		4019IT		A	
Date:		Friday, March 23, 2012		Sheet 20 of 51	



- Pin5 (DPV33) < 20mA
- Pin 11 (DPV12) < 100mA
- Pin 15 (SWR_VCCK) < 100mA (layout trace > 60 mil)
- Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
- Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
- Pin 22 (PVCC) < 50 mA
- Pin 43 (VCCK) < 50mA





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev A
				4019IT	
Date:				Friday, March 23, 2012	Sheet 21 of 51




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IT
				Date	Friday, March 23, 2012
				Sheet	22 of 51

CRT CONNECTOR




For PowerXpress







Close to CRT Connector

For Debug



Close to CRT Connector









2/9: Add for ESD request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IT
Date	Friday, March 23, 2012	Sheet	23	of	51


OE#	A	Y
L	L	L
L	H	H
H	X	Z

Change R184 and R185 from 2K to 4.7K
for HDMI detect issue on preMP


<7> UMA_HDMI_TXC+	C310	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXC+
<7> UMA_HDMI_TXC-	C321	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXC-
<7> UMA_HDMI_TX0+	C326	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXD0+
<7> UMA_HDMI_TX0-	C313	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXD0-
<7> UMA_HDMI_TX1+	C309	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXD1+
<7> UMA_HDMI_TX1-	C314	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXD1-
<7> UMA_HDMI_TX2+	C318	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXD2+
<7> UMA_HDMI_TX2-	C322	1	2	0.1U_0402_16V7K HDMI@	VGA DVI_TXD2-



HDMI Connector



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHMATIC,MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number
					4019IT
					Rev A
					Date: Friday, March 23, 2012
					Sheet 24 of 51




Function	GPIO30	GPIO31
PowerXpress	0	0
Reserved	0	1
Discrete	1	0
UMA	1	1




If use GCLK, please delete D14

DMA active. The FCH drives the DMA_ACTIVE# to APU to notify DMA activity. This will cause the APU to reestablish the UMI link quicker.




S5_CORE_EN is for S5+ mode
used to turn off +1.1VALW and
+3VALW of FCH on S5+ mode

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	<i>SCHMATIC, MB LA-8863</i>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet Number	Rev A
				Custum 4019IT	
Date: Friday, March 23, 2012		Sheet 25 of 51			






ODD_SEL	SATA port	SKU
High	Port 1	14"
Low	Port 2	15"/17"



STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	ENABLE DEBUG STRAP	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM (INTERNAL 10K PULL-UP)	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	DISABLE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED





DEBUG STRAPS

FCH HAS 15K INTERNAL PU-UP FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




CRT Power Down Circuit




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A	4019IT
Date:	Friday, March 23, 2012	Sheet	28	of	51




SATA HDD Conn.







SATA ODD Conn



SATA ODD Conn (for 15"/17")



Power Button & RUSB connector






Reserved for EHCI CRC errors

Reserved for EHCI CRC errors

Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	2013/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
SCHEMATIC, MB LA-8863				Document Number
4019IT				Rev A
Date: Friday, March 23, 2012				Sheet 30 of 51

Slot 1 Half PCIe Mini Card-WLAN












+3V_LAN rising time (10%-90%) need > 1ms and <100ms.

LAN	WOL	LAN_EN S0	Sx	ISOLATEB S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*


* S3: after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms





2/9: Add for ESD request



For P/N and footprint Please place them to ISPD page





LAN Conn.




Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A
Date: Friday, March 23, 2012				Sheet 32 of 51

CardReader Conn.






TPM1.2 on board






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC, MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IT
				Date	Friday, March 23, 2012
				Sheet	33 of 51



35mA for 3.3V level







Ext.MIC/LINE IN JACK



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	Analog MIC
	10K	PORT-H (PIN 20)	




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	SCHEMATIC, MB LA-8863	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc ID	Document Number	Rev
					4019IT	A
				Date:	Friday, March 23, 2012	Sheet 35 of 51





VGA_SEL	High	Low
Pin117	HIGH	LOW
Address	82h	9Ah

Security Classification	Compal Secret Data		
Issued Date	2011/11/28	Deciphered Date	2013/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


LPC Debug Port




KEYBOARD CONN.




Power Button




Touchpad Connector




HDD LED




Screw Hole



ISPD




PCB Federal Mark PAD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	SCHEMATIC,MB LA-8863
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019IT
				Date	Monday, March 26, 2012
				Sheet	38 of 51


+3VALW TO +3VS






+5VALW TO +5VS




+1.5V to +1.5VS







+1.1VALW to +1.1VS




+5VS TO +5VS_ODD




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/28	Deciphered Date	2013/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019IT	A
				Date: Friday, March 23, 2012	Sheet 39 of 51





RTC Battery




for reverse input protection











Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/29	Deciphered Date		Title	SCHEMATIC, MB LA-8863	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev A
				4019IT		
				Date:	Friday, March 23, 2012	Sheet 46 of 51





HW PIR (Product Improve Record)

QMLE4 LA-8863P SCHEMATIC CHANGE LIST

REVISION CHANGE: 0.1 TO 0.2

GERBER-OUT DATE: 2012/02/10

Item	Date	Page	Solution	Request
1.	1/10	P32	Add PJ31	For saving power consumption
2.	1/12	P38	Change JTP symbol to SP01001BF10	For ME request
3.	1/30	P35	Add internal MIC to MB	For customer request
4.	2/2	P14	Remove PX4.0 circuit	Support PX5.0
5.	2/2	P31	Add PJ26,PJ33, WLAN power circuit and reset pin	For customer request
6.	2/2	P33	Update JCRI0 pin definition	Change int. MIC to MB
7.	2/2	P35	Remove CA64, add RA32 and RA33	Move sense resistors to MB
8.	2/3	P31	Change JWLAN symbol to SP07000TB00	For ME request
9.	2/3	P31	Add WLAN_PWR# and WLAN_RST#	For customer request
10.	2/7	P32	Change UL3 and UL4 PN to SP050005V00	For shortage

REVISION CHANGE: 0.2 TO 0.3

GERBER-OUT DATE: 2012/03/12

Item	Date	Page	Solution	Request
1.	3/1	P12	Update RTC scematic	For avoiding +3VL short to GND
2.	2/29	P22	Change R108 pull-high from +3VS to +3VALW	For LVDS sequence issue
3.	3/7	P26	Add R292 and reserve R293	To avoid PXS_PWREN floating
4.	3/7	P7	Unstuff R121~R124,R118,R119	For debug use
5.	3/7	P27	Update U13 footprint	
6.	3/7	P27/30	Connect SATA port2 to 15"ODD connector, and add GPIO54	To solve SATA EA fail issue
7.	3/8		Change RB20,RB34,R3,RV102,R425,R136,R31,R32,R33,RV284,RV287 R62,RV277 to short pad	
8.	3/12	P24	Add C201 and C214	For EMI request
9.	3/12	P30	Add C364 and C365	For EMI request
10.	3/12	P35	Add CA5, CA6, CA64, CA67, CA68 and CA77	For EMI request
11.	3/14	P8	Add C147 co-layout with C100	To avoid damage by SMT process
12.	3/14	P10	Add C148 co-layout with C218	To avoid damage by SMT process

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1.	2012/02/14	P40-PWR-DCIN/BATT CONN/OTP	Delete PR12,PR13	Circuit modify
2.	2012/02/14	P41-PWR-CHARGER	Change PR211 to 0.01_1206_1%,PL201 to1UH 4*4*2	Circuit modify
			Add PC207,PC208,PC217,PC2I8,Delete PC232,PC233	
3.	2012/02/14	P43-PWR-1.5VP/+0.75VSP	Change PL152 to SH00000KS00	Circuit modify
4.	2012/02/14	P44-PWR-+1.1VALWP/+1.8VSP	Change PR718 to 47K,add PC187	HW request
5.	2012/02/14	P46-+1.2VSP/+2.5VSP	Change PL122 to 2.2uH(SH000000MR00),	Circuit modify
		PR127 to SD034105380		
6.	2012/02/14	P37-PWR +CPU CORE	Change PQ502 to TPCA8057	Circuit modify
7.	2012/03/06	P40-PWR-DCIN/BATT CONN/OTP	Add PR12(100KQ)	Circuit modify

CONFIDENTIAL

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019IT	A
Date: Friday, March 23, 2012				Sheet	51 of 51