

ZZZ1

PCB
DAZ@

PJP1

45@DCIN

ZZZ2

LA-5981P
DA2@

ZZZ3

LS-5981P
DA2@

ZZZ4

LS-5982P
DA2@

ZZZ5

LS-5983P
DA2@

ZZZ6

LS-5984P
DA2@

ZZZ7

LS-5986P
DA2@

Compal Confidential

NCQF0 M/B Schematics Document

Intel Arrandale/Clarkfield Processor with DDRIII + Ibex Peak-M

2010-04-18

REV : 1 . A


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size	Document Number
				Custom	NCQF0 M/B LA-5981P Schematic ^{1.0}
				Date	Sunday, April 18, 2010
				Sheet	1 of 63

Compal Confidential

Model Name : NCQF0
File Name : LA5981P

Fan Control
page 44

Clock Generator
IDT: 9LRS3199AKLFT
SILEGO: SLG8SP587
133/120/100/96/14.318MHZ to PCH
27MHz no SSC to VGA
page 12



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NCQF0 M/B LA-5981P Schematic	
				Date: Sunday, April 18, 2010	Rev 1.0
				Sheet 2	of 63

Power Plane	Description	S1	S3	S5	DGPU (UMA)	DGPU (DIS)
VIN	Adapter power supply (19V)	N/A	N/A	N/A		
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A		
+CPU_CORE	Core voltage for CPU	ON	ON	OFF		
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF		
+1.05VS	1.05V switched power rail for PCH	ON	OFF	OFF		
+1.1VS_VTT	1.1V switched power rail (1.05 for AUB CPU)	ON	OFF	OFF		
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF		
+1.5VS	1.5V switched power rail	ON	OFF	OFF		
+1.8VS	1.8V switched power rail	ON	OFF	OFF		
+3VALW	3.3V always on power rail	ON	ON	ON*		
+3V	3.3V power rail for PCH	ON	ON	ON		
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*		
+3VS	3.3V switched power rail	ON	OFF	OFF		
+5VALW	5V always on power rail	ON	ON	ON*		
+5VS	5V switched power rail	ON	OFF	OFF		
+5V	5V power rail for PCH	ON	ON	ON		
+VSB	VSB always on power rail	ON	ON	ON*		
+RTCVCC	RTC power	ON	ON	ON		
+5VSDGPU	5V power rail for GPU				OFF	ON
+1.5VSDGPU	1.5V power rail for VRAM				OFF	ON
+1.8VSDGPU	1.8V switched power rail for GPU				OFF	ON

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

Device	Address
Clock Generator (9LRS3199AKLFT, SLG8SP587)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb
ISL90727	0101 1100b
ISL90728	0111 1100b

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V


Board ID	PCB Revision
★ 0	0.1
1	
2	
3	
4	
5	
6	
7	

BTO Item	BOM Structure
DIS Only	DIS@
DGPU	VGA@
Broadway	WAY@
Madison	MAD@
Park	PAR@
Switchable Graphics	SG@

USB 2.0	USB 1.1	Port	4 External USB Port
EHCI1	UHCI0	0	USB Conn. USB/B
		1	
	UHCI1	2	eSATA USB CMOS Camera
		3	
	UHCI2	4	Mini Card 1 Mini Card 2
		5	
	UHCI3	6	
7			
EHCI2	UHCI4	8	USB Conn.
		9	
	UHCI5	10	Blue Tooth Finger Print
		11	
	UHCI6	12	
		13	


Switchable Graphics (PARK) SKU: SG@/VGA@/PAR@
Switchable Graphics (MADISON) SKU: SG@/VGA@/MAD@
DIS ONLY (BROADWAY): DIS@/VGA@/WAY@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	NCQF0 M/B LA-5981P Schematic
				Date:	Sunday, April 18, 2010
				Sheet	3 of 63



eDP Signals MAPPING

eDP Singal	PEG Singals	Lane Reversal
eDP_TX0	PEG HTX_C_GRX_P15	PEG HTX_C_GRX_P0
eDP_TX#0	PEG HTX_C_GRX_N15	PEG HTX_C_GRX_N0
eDP_TX1	PEG HTX_C_GRX_P14	PEG HTX_C_GRX_P1
eDP_TX#1	PEG HTX_C_GRX_N14	PEG HTX_C_GRX_N1
eDP_TX2	PEG HTX_C_GRX_P13	PEG HTX_C_GRX_P2
eDP_TX#2	PEG HTX_C_GRX_N13	PEG HTX_C_GRX_N2
eDP_TX3	PEG HTX_C_GRX_P12	PEG HTX_C_GRX_P3
eDP_TX#3	PEG HTX_C_GRX_N12	PEG HTX_C_GRX_N3
eDP_AUX	PEG GTX_C_HRX_P13	PEG GTX_C_HRX_P2
eDP_AUX#	PEG GTX_C_HRX_N13	PEG GTX_C_HRX_N2
eDP_HPD#	PEG GTX_C_HRX_P12	PEG GTX_C_HRX_P3



CFG0 - PCI-Express Configuration Select

*1:Single PEG
0:Bifurcation enabled


CFG3 - PCI-Express Static Lane Reversal

*1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence


*1:Disabled; No Physical Display Port attached to Embedded Display Port
0:Enabled; An external Display Port device is connected to the Embedded Display Port

*:Default




2009/4/13
Intel Suggestion by Design guide V1.52

2009/4/13
Intel Suggestion by Design guide V1.52




Reference Input Clock	Input Frequency	Associated PLL
BCLK/BCLK#	133MHz	Processor/Memory /Graphic
PEG_CLK/ PEG_CLK#	100MHz	PCI Express/ DMI/FDI
DPLL_REF_SSCLK/ DPLL_REF_SSCLK#	120MHz	Embedded Displayport




JTAG MAPPING


Scan Chain (Default)	STUFF -> R672, R667, R192 NO STUFF -> R671, R662
CPU Only	STUFF -> R672, R662 NO STUFF -> R667, R671, R192
GMCH Only	STUFF -> R671, R192 NO STUFF -> R672, R662, R667

3/1 Del JP5/R89/R92/R93/R96/C168





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (2/6) CLK,JTAG
Size B	Document Number	Date	Sheet	Rev
	NCQF0 M/B LA-5981P Schematic	Sunday, April 18, 2010	5	1.0






IC,AUB_CFD_PGA,R1P0
CONN@

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PROCESSOR (4/6) PWR,Bypass		
					Size	Document Number	Rev
					Custom	NCQF0 M/B LA-5981P Schematic	0
Date:		Sunday, April 18, 2010		Sheet	7	of 63	





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (6/6) VSS		
				Size	Document Number	Rev
				Custom	NCQF0 M/B LA-5981P Schematic	
Date:		Sunday, April 18, 2010		Sheet	9 of 63	



10/9 Change L34 part number
from SM010014520 to SM01000AX00


10/9 Change L39 part number
from SM010014520 to SM01000AX00







10/9 Change L37 part number
from SM010014520 to SM01000AX00

Clock Generator



U35



LOW Power:
Realtek: RTM890N-631-VB-GRT, SA00003HQ10
*IDT: ICS9LVS3199AKLFT, SA00003HR00




update PCB footprint



PIN	30	CPU_0	CPU_1
0 (Default)		133MHz	133MHz
1		100MHz	100MHz

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	PCH (1/9) SATA,HDA,SPI, LPC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	Document Number
				NCQF0 M/B LA-5981P Schematic ^{1,0}	
Date:	Sunday, April 18, 2010	Sheet	13	of	63



<4> DMI_HTX_PRX_N[0..3] DMI_HTX_PRX_N[0..3]
<4> DMI_HTX_PRX_P[0..3] DMI_HTX_PRX_P[0..3]
<4> DMI_PTX_HRX_N[0..3] DMI_PTX_HRX_N[0..3]
<4> DMI_PTX_HRX_P[0..3] DMI_PTX_HRX_P[0..3]

<4> H_FDI_TXN[0..7] H_FDI_TXN[0..7]
<4> H_FDI_TXP[0..7] H_FDI_TXP[0..7]

9/14 Change PN of U60 from SA00002KV0L to SA00003NI20

U60C

REV1.0

DMI_HTX_PRX_N0 BC24
DMI_HTX_PRX_N1 BJ22
DMI_HTX_PRX_N2 AW20
DMI_HTX_PRX_N3 BJ20

DMI_HTX_PRX_P0 BD24
DMI_HTX_PRX_P1 BG22
DMI_HTX_PRX_P2 BA20
DMI_HTX_PRX_P3 BG20

DMI_PTX_HRX_N0 BE22
DMI_PTX_HRX_N1 BF21
DMI_PTX_HRX_N2 BD20
DMI_PTX_HRX_N3 BE18

DMI_PTX_HRX_P0 BD22
DMI_PTX_HRX_P1 BH21
DMI_PTX_HRX_P2 BC20
DMI_PTX_HRX_P3 BD18

DMI0RXN
DMI1RXN
DMI2RXN
DMI3RXN

DMI0RXP
DMI1RXP
DMI2RXP
DMI3RXP

DMI0TXN
DMI1TXN
DMI2TXN
DMI3TXN

DMI0TXP
DMI1TXP
DMI2TXP
DMI3TXP

FDI_RXN0
FDI_RXN1
FDI_RXN2
FDI_RXN3
FDI_RXN4
FDI_RXN5
FDI_RXN6
FDI_RXN7

FDI_RXP0
FDI_RXP1
FDI_RXP2
FDI_RXP3
FDI_RXP4
FDI_RXP5
FDI_RXP6
FDI_RXP7

FDI_INT
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1

FDI_INT
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1

BA18 H_FDI_TXN0
BH17 H_FDI_TXN1
BD16 H_FDI_TXN2
BJ16 H_FDI_TXN3
BA16 H_FDI_TXN4
BE14 H_FDI_TXN5
BA14 H_FDI_TXN6
BG12 H_FDI_TXN7

BB18 H_FDI_TXP0
BE17 H_FDI_TXP1
BC16 H_FDI_TXP2
BG16 H_FDI_TXP3
BD14 H_FDI_TXP4
BB14 H_FDI_TXP5
BD12 H_FDI_TXP6
BD12 H_FDI_TXP7

FDI_INT
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1

FDI_INT
FDI_FSYNC0
FDI_FSYNC1
FDI_LSYNC0
FDI_LSYNC1

H_FDI_TXN0
H_FDI_TXN1
H_FDI_TXN2
H_FDI_TXN3
H_FDI_TXN4
H_FDI_TXN5
H_FDI_TXN6
H_FDI_TXN7
H_FDI_TXP0
H_FDI_TXP1
H_FDI_TXP2
H_FDI_TXP3
H_FDI_TXP4
H_FDI_TXP5
H_FDI_TXP6
H_FDI_TXP7
H_FDI_INT <4>
H_FDI_FSYNC0 <4>
H_FDI_FSYNC1 <4>
H_FDI_LSYNC0 <4>
H_FDI_LSYNC1 <4>

System Power Management

<5> XDP_DBRESET# XDP_DBRESET# T6

SYS_PWROK R289 2 1 0 0402 5% SYS_PWROK R M6
VGATE R288 2 1 0 0402 5%

SYS_PWROK B17

ME_PWROK K5
R301 0 0402 5%

LAN_RST# A10

<5> PM_DRAM_PWRGD D9

PCH_RSMRST# C16

<39> SUS_PWR_ACK SUS_PWR_ACK M1

<39> PBTN_OUT# PBTN_OUT# P5

PCH_ACIN P7

PCH_GPIO72 A6

EC_SWI# F14

IBEXPEAK-M_FCBGA107

NC7SZ08P5X_NL_SC70-5

EC_PWROK <39>
VGATE <12,59>


SYS_PWROK R296 1 2 10K 0402 5%

EC_PWROK R311 1 2 10K 0402 5%



LAN_RST# R698 1 2 10K 0402 5%

No used Integrated LAN,
connecting LAN_RST# to GND



9/14 Change PN of D14B from SC6V99DW000 to SC6V99DW010



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/08/25				Deciphered Date			
2010/08/25				Title				PCH (3/9) DMI, FDI, PM			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
				Custom				NCQF0 M/B LA-5981P Schematic			
				Date:				Sunday, April 18, 2010			
								Sheet 15 of 63			





12/11 Change Bom structure of R580/R581/R582/R111/R112/RR89/R590 from mount to SG@




Digital Display Interface


REV1.0





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/9) LVDS, CRT, DPI	
Size	Custom	Document Number	NCQF0 M/B LA-5981P Schematic	Rev	1.0
Date:	Sunday, April 18, 2010	Sheet	16	of	63



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (6/9) GPIO, CPU, MISC			
				Size	Document Number	Rev	
				Custom	NCQF0 M/B LA-5981P Schematic		1.0
				Date:	Sunday, April 18, 2010	Sheet	18 of 63





9/14 Change poewr net to +1.0VSDGPU

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Strap Name		Pin Straps description	Default
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	0
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
CONFIG[1] CONFIG[2] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0) : a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. memory apertures CONFIG[3:0] 128 MB 000 256 MB 001 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
SMS_EN_HARD	H2SYNC	Can be unconnected if not used.	0
VIP_DEVICE STRAP_DIS	V2SYNC	Can be unconnected if not used.	0


Madison Pro


Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
VRAM				
ATI(8pcs)1GB	0	1	0	0
Samsung(8pcs)1GB	0	1	0	1
Hynix(8pcs)1GB	0	1	1	0
Samsung(8pcs)128*16	1	1	0	1
Hynix(8pcs)128*16	1	1	1	0


Broadway Pro

Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
VRAM				
ATI(8pcs)1GB	0	1	0	0
Samsung(8pcs)1GB	0	1	0	1
Hynix(8pcs)1GB	0	1	1	0
Samsung(8pcs)128*16	1	1	0	1
Hynix(8pcs)128*16	1	1	1	0

















Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	VRAM_DDR3 / Channel A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NCQF0 M/B LA-5981P Schematic	1.0
				Date:	Sunday, April 18, 2010	Sheet



1/14 Change PN of Q6 from SB00000A000 to SB00000D900(material issue)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Custom		NCQF0 M/B LA-5981P Schematic	
		Date		Sunday, April 18, 2010	
		Sheet		29 of 63	

CRT Connector

10/14 Change PN of L40/L43/L48 to SM01000AX00




10/14 Change to 0 ohm for DIS



9/14 Change description and value of L2/L3.

11/13 Change symbol of JCRT1 from DC060003O00 to DC060003N00


VGA DDC PU 4.7K
on Page 23
Reserved for DIS only



PI3V712-AZLEX_TQFN32_6X3-D


9/10 Change U17 from SA000026Y00 to SA00003B300
Michael

Reserved for DIS only



9/14 Change to RP for layout request
Michael

10/14 Add R55/R56= 0 ohm




4/2 Change PN of Q84 from SB00000D900 to SB00000DH00(ESD issue)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2009/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				NCQF0 M/B LA-5981P Schematic	
				Date:	Rev
				Sunday, April 18, 2010	1.0
				Sheet	30 of 63

Place closed to JHDMI1


9/14 Change Bom structure from DIS @ to VGA@




9/23 Change symbol of Q61 to SOT23-3




4/2 Change PN of Q61 from SB570020110 to SB000008J10




10/28 Del RP26, Add R772/R781=0 ohm(0402_5%)



10/28 Del RP27, Add R784/R785=0 ohm(0402_5%)




10/28 Del RP28, Add R787/R788=0 ohm(0402_5%)



10/28 Del RP29, Add R792/R794=0 ohm(0402_5%)


0914 Change to RP Michael




9/14 Add Q85(Bv Vivian)




9/14 Change Bom structure of C44/C48 from DIS @ to @
1/14 Change PN of Q85 from SB00000AR00 to SB00000D900(material issue)




10/5 Change Bom structure of Q85 from DIS @ to VGA@




9/11 Add R20=10Kohm



W=40mils



9/14 Add R538/R544 by Vivian




11/9 Change symbol of JHDMI1 from SP060003Z00 to DC232000A00

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Level Shife & Conn	
Size	Custom	Document Number	NCQF0 M/B LA-5981P Schematic	Rev	1.0
Date:	Sunday, April 18, 2010	Sheet	31	of	63

HDD

SATA HDD Conn.




ODD





SATA ODD Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				HDD & ODD Connector	
				Date: Sunday, April 18, 2010	Rev 1.0
				Sheet 32 of 63	




LAN Connector



1/6 Add U37/R397/C503/C499=(ME request)

9/3 Change symbol of JTPB1 from ACES_85201-1605N to ACES_85201-1005N









1/5 Change BOM Structure of R57/C228/1R1 from mount to CIR@

The diagram illustrates the replacement of three components (R57, C228, and 1R1) with CIR@ components. The circuit includes a +3VALW supply, a 100_0805_5% resistor (R57), a 4.7U_0805_10V4Z capacitor (C228), and an FM-2136SC-5CN chip. The CIR@ component is connected to the +3VALW supply, the capacitor, and the chip. The chip's pins are connected to CIR@, RCIRRX, and GND2. A red triangle indicates a ground connection at pin 2 of the chip.



W=20 mils

Security Classification	Compal Secret Data			Compal Electronics, Inc. LID/RTC/CIR		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
						1.0
				NCQF0 M/B LA-5981P Schematic		
				Date:	Sunday, April 18, 2010	Sheet 35 of 63


eSATA



HS USB Port




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB / eSATA	
Size	Document Number	Rev		1.0	
Custom	NCQF0 M/B LA-5981P Schematic				
Date	Sunday, April 18, 2010	Sheet	36	of 63	




SD,MMC,MS, xD multi-function pin define


MDIO PIN Name	SD/MMC PIN Name	MS Card PIN Name	xD Card PIN Name
MDIO00	SD7-DAT0	MS4-DATA0	XD10-D0
MDIO01	SD8-DAT1	MS3-DATA1	XD11-D1
MDIO02	SD9-DAT2	MS5-DATA2	XD12-D2
MDIO03	SD1-DAT3	MS7-DATA3	XD13-D3
MDIO04	SD2-CMD	MS2-BS	XD07-WE
MDIO05	SD5-CLK	MS8-SCLK	XD04-CE
MDIO06	SD-WP		XD08-WP
MDIO07			XD05-CLE
MDIO08			XD14-D4
MDIO09			XD15-D5
MDIO10			XD16-D6
MDIO11			XD17-D7
MDIO12			XD03-RE
MDIO13			XD02-R/B
MDIO14			XD06-ALE
CR1_LEDN			
CR1_PCTLN			
CR1_CD0N	SD-CD		XD01-CD
CR1_CD1N		MS6-INS	XD01-CD




5 IN 1 CardRead




Memory Card Power






Close to Chip



9/1 1394 Differential Pairs=110 ohm





WLAN



10/05 Change JMINI1 part number from SP01000I100 to SP01000FP00
Michael

MINI







11/23 Change symbol of JMINI2 from SP01000I100 to SP01000JG00(H:4mm to H:5.2mm)



11/9 Change symbol of R41 from SD028100280 to SD028100380(10k ohm to 100k ohm)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN&MINI	
Size	Document Number	Rev		1.0	
Custom	NCQF0 M/B LA-5981P Schematic				
Date:	Sunday, April 18, 2010	Sheet	38	of	63


For EC Tools




Analog Board ID definition, Please see page 3.



9/14 Change description and value of L36.



9/14 Add By Vivian(EMI suggest)



11/11 Add R273=0 ohm(Follow NAU00)



10/1 ENE Recommend



2/25 Add R430/R442/R446



2/25 Change Bom structure of R421/R422/R431 from mount to @





11/9 Add R459




4/15 Change PN of SW2/SW3 from SN100001C00 to SN100003R00

4/1 Change footprint of SW2/SW3 from SW_SKRELGE010_2P to SW_NTC317-AB1G-C220C_2P
















12/11 Change PN of U38 from SA00001J580 to SA00001J5A0(Rev:D3 to E0)

12/ 11 Change R365 from 100K to 0 ohm(Follow EC request)







9/1 Change net to ENCODER_DIR



Security Classification		Compal Secret Data	
Issued Date	2009/08/25	Deciphered Date	2010/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.	
EC ENE KB926	
Size B	Document Number
NCQF0 M/B LA-5981P Schematic	
Date	Rev
Sunday, April 18, 2010	1.0
Sheet 39	of 63



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	BIOS, I/O Port & K/B Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date	NCQF0 M/B LA-5981P Schematic
				Sheet	40 of 63


Power Button

ON/OFF switch



100P_0402_50V8J 1 2 C585 ON/OFFBTN#
12/7 Add C585=100pF(Avoid noise)



Power ON Circuit





VS_ON @C586 2 1 100P_0402_50V8J
DGPU_PWR_EN# @C591 2 1 100P_0402_50V8J
12/7 Add C586/C591=@100pF(Avoid noise)

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/08/25				Deciphered Date			
2010/08/25				Title				Power OK/PBN/TP Lock/LED			
Size B				Document Number				NCQF0 M/B LA-5981P Schematic			
Date: Sunday, April 18, 2010				Rev 1.0				Sheet 41 of 63			


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




HD Audio Codec




Sense Pin	Impedance	Codec Signals
SENSE A	20K	PORT-A (PIN 39, 41)
		PORT-B (PIN 21, 22)
		PORT-C (PIN 23, 24)
SENSE B	39.2K	PORT-E (PIN 32, 34)
	20K	PORT-F (PIN 33, 35)
		PORT-H (PIN 37)



FAN1 Conn




Screw




NON-PDH

2/25 Change footprint of H22




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number NCQF0 M/B LA-5981P Schematic
				Date: Sunday, April 18, 2010	Rev 1.0
				Sheet 44	of 63

+5VALW TO +5VS





+3VALW TO +3VS





+1.5V to +1.5VS


Optional, if +1.5VS can combine with +1.5V_1



10/9 Delete R428, R431 and Q36
(Remove SBPWR_EN# Function)




For Calpella CPU S3 DRAM Power
(1.5V_CPU VDDQ)




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2009/08/25				2010/08/25				DC Interface			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B				Document Number			
								NCQF0 M/B LA-5981P Schematic			
								Date: Sunday, April 18, 2010			
								I Sheet 45 of 63			



+5VS to +5VSDGPU



+1.5V to +1.5VSDGPU Transfer






+1.8VS to +1.8VSDGPU Transfer





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	NCQF0 M/B LA-5981P Schematic
				Date:	Rev
				Sunday, April 18, 2010	1.0
				Sheet	46 of 63

On board conn is DC301001Y00
Cable is DC301009E00 (Blue)
2nd is DC30100AE00 (Blue)




Vin Dectector

	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/08/25		Deciphered Date		2010/08/25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				DCIN & DETECTOR			
				Size		Document Number	
Customer		NCQF0 M/B LA-5981P Schematic				0.1	
Date:		Sunday, April 18, 2010		Sheet		47 of 62	





Reference only!! Not SPEC

PH1 under CPU botten side :



CPU thermal protection at about 92 degree C
Recovery at about 56 degree C

PH2 under FAN down side :

CPU thermal protection at about 82 degree C
Recovery at about 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP	
Size	Custom	Document Number	NCQF0 M/B LA-5981P Schematic	Rev	0.1
Date:	Sunday, April 18, 2010	Sheet	48	of	62



ACIN


Precharge detector

	Min.	typ.	Max.
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY

Precharge detector

	Min.	typ.	Max.
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	PRECHARGE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NCQF0 M/B LA-5981P Schematic
				Date	Sunday, April 18, 2010
				Sheet	49 of 62
				Rev	0.1

Iada=0~4.74A (90W/19V=4.737A)
Iada=0~3.42A (65W/19V=3.421A)

ADP_I = 19.9*Iadapter*Rsense

90W: CP = 85%*Iada ; CP = 4.026A
65W: CP = 85%*Iada ; CP = 2.908A




CP mode
Iinput=(1/0.02) (0.05*Vaclm/2.39+0.05)
where Vaclm=0.396V (65W), 1.463V (90W)
So, Iinput=2.915A (65W), 4.030A (90W)
For 120W
PR47 change to 15mΩ, Vaclm=1.463V (120W)
So, Iinput=5.373A (120W)


CC=0.22~4.48A
Iref=0.7297*Icharge
=>Ki=0.7297
IREF=0.159V~3.269V

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V


LI-3S : 13.5V----BATT-OVP=1.5016V
LI-4S : 18.0V----BATT-OVP=2.0021V
BATT-OVP=0.1112*VMB
Per cell=4.5V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.0VSDGPU	
Size	Document Number	Rev			0.1
Custom	NCQF0 M/B LA-5981P Schematic				
Date:	Sunday, April 18, 2010	Sheet	53	of	62



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



$$V_{FB}=0.75V$$

$$V_o=V_{FB}*(1+PR279/PR278)=1.5V$$

$$T_{on}=19E-12*R_{on}*(((2/3)*V_o+150mV)/V_{in})+50ns=1.8E-07$$

$$F_{req}=282KHz$$

$$C_{esr}=15m\text{ ohm}$$

$$I_{peak}=20.0A\quad I_{max}=14.0A$$


$$\Delta I=((19.5-1.5)*(1.5/19.5))/(L*F_{req})=2.58A$$

$$V_{trip}=R_{trip}*10uA=0.169V$$

$$I_{ocp-min}=21.43A$$

$$I_{ocp-max}=21.56A$$

$$I_{ocp}=21.43\sim 21.56A$$



$$V_{FB}=0.75V$$

$$V_o=V_{FB}*(1+PR127/PR128)=1.05V$$

$$T_{on}=19E-12*R_{on}*(((2/3)*V_o+150mV)/V_{in})+50ns=1.8E-07$$

$$F_{req}=282KHz$$

$$C_{esr}=15m\text{ ohm}$$

$$I_{peak}=6.858A\quad I_{max}=4.8006A$$

$$\Delta I=((19.5-1.05)*(1.05/19.5))/(L*F_{req})=2.728A$$


$$V_{trip}=R_{trip}*10uA=0.039V$$

$$I_{ocp-min}=6.87A$$


$$I_{ocp-max}=11.41A$$

$$I_{ocp}=6.87\sim 11.41A$$


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP / 1.05VSP		
				Size	Document Number	Rev
				Customer	NCQF0 M/B LA-5981P Schematic	0.1
				Date:	Sunday, April 18, 2010	Sheet 55 of 62




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title +1.1VS_VTTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Rev 0.1
				Date: Sunday, April 18, 2010 Sheet 56 of 62	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GPU CORE	
Size	Document Number	Rev		Date	
Custom	NCQF0 M/B LA-5981P Schematic	0.1		Sunday, April 18, 2010	
Sheet		57		of	
Sheet		57		of	





	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	0.85	50	1.9m	37	35
Auburndale 35W	0.85	38	1.9m	29	27
Clarksfield SV	0.95	52	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD

PH0	PH1	# of PH
0	0	1
0	1	2
1	1	3

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	CPU CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev 0.1
				NCQF0 M/B LA-5981P Schematic		
				Date	Sunday, April 18, 2010	Sheet 59 of 62

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Modify chager circuit	Design change	0.1	48	Change BQ24751 to ISL6251	2009 10/07	EVT
2	During shutdown, GFX has a pulse	Make GFX_EN pull down quickly	0.1	58	Add PD15 to connect GFX_EN and VS_ON	2009 11/02	EVT
3	Park XT SPEC change	More display performance	0.1	57	Change PR176 from 31.6kΩ to 43.2kΩ(SD034432280) Change PR179 from 9.53KΩ to 8.87KΩ(SD034887180) Change PR181 from 64.9KΩ to 25.5KΩ(SD034255280)	2009 11/05	EVT
4	ME height not enough	Prevent EL-cap. to knock the door	0.1	51	Change PC56 from 330uF 6L to 220uF 4.5L(SF0000002Y00)	2009 11/11	EVT
5	Cost review	Cost down	0.1	57	Change PC124 from 6mΩ to 10mΩ(SF000002000)	2009 11/11	EVT
6		Tune OCP	0.1	58	Change PR294 from 6.98KΩ to 7.15KΩ(SD034715180) Change PR299 from 10.7KΩ to 11KΩ(SD034110280)	2009 11/11	EVT
7		Tune OCP & Imon	0.1	59	Change PR239 from 499KΩ to 4.53KΩ(SD034453180) Change PC162 from 0.082uF to 0.1uF(SE076104KM8) Change PR258 from 1.91KΩ to 2.05KΩ(SD034205180) Change PR261 from 73.2KΩ to 71.5KΩ(SD034715280) Change PR263, PR264 from 120KΩ to 127KΩ(SD014127380) Change PR258 from 1.91KΩ to 2.05KΩ(SD034205180)	2009 11/11	EVT
8							
9	Not enough space	Not enough space	0.1	52	Change PL6 from 10x10 to 7x7(SH0000006I80)	2009 11/12	EVT
10	HW Jason request	Add new VGA voltage table	0.1	57	Add PR176, PR179, PR181 virtual parts	2009 11/19	EVT
11	Design review	1.5V change APW7138 to TPS51117	0.1	55		2009 11/19	EVT
12	Design review	Provide GFX output a reference	0.1	58	Add PR310, PR311	2009 12/03	EVT
13	S3 resume shutdown	Make sure 0.75V high later than 1.5V and low earlier than 1.5V	0.1	52	Add PD15	2009 12/08	EVT
14	Design review	1.5V tune output voltage	0.2	55	Change PR278 from 59KΩ to 124KΩ(SD034124380) Change PR279 from 24KΩ to 124KΩ(SD034124380) Change PR208 from 9.09KΩ to 16.9KΩ(SD034169280)	2009 12/15	DVT
15	Power OFF sequence	+1.0vsdgpu need power down within 20ms	0.2	53	Add PQ65	2010 01/05	DVT
16	HW request raise 1% voltage	1.5V tune output voltage	0.2	55	Change PR279 from 124KΩ to 127KΩ(SD034127380)	2010 01/07	DVT
17	OTP activity	Have a pull high	0.2	48	Enable PR23	2010 01/07	DVT
18	EMI solution	Add bypass cap from B+ to Gnd	0.2	59	Add PC184, PC190, PC204, PC205, PC206	2010 01/08	DVT
19	GFX character	Improve Imon, Loadline	0.2	58	Change PR294 from 7.15KΩ to 7.32KΩ(SD034732180) Change PR308 from 43.2KΩ to 53.6KΩ(SD034536380)	2010 01/08	DVT
20	CPU character	Improve Imon, Loadline, Transient	0.2	59	Change PR239 from 4.53KΩ to 4.42KΩ(SD0000004J80) Change PC176 from 390pF to 680pF(SE074681K80)	2010 01/08	DVT
21	Costdown	Change pack from 1206 to 0805	0.2		Change PC79, PC80, PC88, PC89, PC97, PC98 from 1206 to 0805(SE0000006R80)	2010 01/08	DVT
22	Tune sequence	GPU_core need ramp up before VDDCIP	0.2	54	Change PR131 from 10KΩ to 57.6KΩ(SD034576280)	2010 01/08	DVT
23	Run 3D Mark hang	Improve GPU character	0.2	57	Change PL11 from 0.56uH to 0.36uH(SH0000005680) Change PR169 from 2.43KΩ to 3.92KΩ(SD034392180) Change PR176 from 31.6KΩ to 25.5KΩ(SD034255280) Change PR184 from 68.1KΩ to 64.9KΩ(SD034649280) Change PR137 from 6.65KΩ to 7.87KΩ(SD034787180)	2010 01/13	DVT

Delete
2009
11/05

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number NCQF0 M/B LA-5981P Schematic
				Date:	Sunday, April 18, 2010
				Sheet	60 of 62


Rev
0.1

NO DATE	PAGE	MODIFICATION LIST	PURPOSE
01/05	P.40	PWR_LED# connect from +3VALW to +3VS; PWR_SUSP_LED# conector from +3VS to +3VALW	
01/05	P.10	JDIMM1 and JDIMM2 location swap	
01/05	P.47~60	upgrade PWR schematic	
01/06	P.31	Change net name of Q85.pin2/5 from +3VS to +3VS_DELAY	
01/06	P.35	Add one Lid Switch schematic for reserve	
01/08	P.47~60	upgrade PWR schematic	
01/08	P.42	Add two of 300 ohm bead for DMIC_CLK and SPDIF signal(L6/L8)	
01/11	P.47~60	upgrade PWR schematic	
01/11	P.40	Reserve R120=300 ohm pull-high to +3VALW	
01/11	P.18	Change net name of Q23.pin2 from VGA_HDMI_DET to HDMI_HPD	
01/12	P.25	Add C602=330uF to decrease ripple of +GPU_CORE	
02/25	P.23	Change net connection(from R45.2 to Q7.1)	
02/25	P.29	Add R37=SG@ 0 ohm connect between DPST_PWM_1 and INVTPWM	
02/25	P.34	Add C936~C938=mount 0.1uF for slove EMI issue	
02/25	P.39	Add R430/R442/R446=mount 10k ohm pull-high to +3VALW	
02/25	P.39	Change Bom structure of R421/R422/R431 from mount to reserve	
02/25	P.47~63	upgrade PWR schematic	
03/01	P.5	Del XDP schematic(JP5/R89/R92/R93/R96/C168/R86/R657/R663)	
03/01	P.14	Add R326/R345/R782/R796(for use JMB380 Ver.C)	
03/01	P.14	Add Q49/Q50(for use JMB380 Ver.C)	
03/01	P.47~63	upgrade PWR schematic	
03/02	P.37	Add R718/C168 (for reset)	
03/31	P.23	Add Update VRAM Table	
03/31	P.43	Change value of R4 from 4.7K ohm to 5.62K ohm	
03/31	P.43	Change value of C3 from 0.1uF to 0.033uF	
03/31	P.36	Change Bom structure of R654/R658/R280/R281/R324/R331 from mount to @	
03/31	P.36	Change Bom structure of L32/L33/L69 from @ to mount	
03/31	P.36	Change symbol and PN of L32/L33/L39 from SM070001310 to SM070000K00	
03/31	P.24	Change Bom structure of R83 from SG@ to MAD@	
04/01	P.39	Change footprint of SW2/SW3 from SW_SKRELGE010_2P to SW_NTC317-AB1G-C220C_2P	
04/02	P.23	Change PN of Q9 from SB00000D900 to SB00000DH00	
04/02	P.29	Change PN of Q6/Q80/Q81 from SB00000D900 to SB00000DH00	
04/02	P.30	Change PN of Q84 from SB00000D900 to SB00000DH00	
04/02	P.31	Change PN of Q85 from SB00000D900 to SB00000DH00	
04/02	P.31	Change PN of Q61 from SB570020110 to SB000008J10	
04/02	P.43	Change PN of Q69 from SB00000D900 to SB00000DH00	
04/02	P.45	Change PN of Q40/Q41/Q42/Q43 from SB00000D900 to SB00000DH00	
04/02	P.46	Change PN of Q35/Q47 from SB00000D900 to SB00000DH00	
04/15	P.39	Change PN of SW2/SW3 from SN100001C00 to SN100003R00	
04/15	P.41	Change Bom structure of SW1 from mount to @	
04/18	P.29	Add LVDS schematic(U13/U31/C204/C187=@)	
04/18	P.40	Add R51=@ 0 ohm	
04/18	P.47~63	upgrade PWR schematic	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR	
Size	Custom	Document Number		Rev	
Date:		Sunday, April 18, 2010		Sheet 61 of 63	
		NCQF0 M/B LA-5981P Schematic		1.0	

COMPAL CONFIDENTIAL

MODEL NAME: KBLA0 Power Sequence Block Diagram
PCB NAME: LA4811P
REVISION:
DATE: 2008/12/04



Version change list (P.I.R. List)

Page 2 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
24	EMI request	Cut-in snubber and couple cap on B+	0.2		Enable 3V/5V/1.5V/1.05V/VTT/GPU snubber	2010 01/13	DVT
25	Buyer request	Costdown	0.2		Change PU10,PU11,PU12 from TPS51117 to G5603(SA00003HM00)	2010 01/14	DVT
26	HW/Ivan request	Raise voltage 2%(Arrendale only)	0.3	56	Change PR153 from 4.99K Ω to 5.36K Ω (SD034536180)	2010 02/11	PVT
27	The same setting for 2nd source	Fix 5V for all IC	0.3	51	Disable PR87	2010 02/23	PVT
28	GPU output cap add 330uF for hang issue	Tune VDDCIP sequence and Power common design	0.3	54	Change PR131 from 57.6K Ω to 301K Ω (SD034301380) Net +5VALW instead of +5VSDGPU	2010 02/23	PVT
29	EMI request	Cut-in snubber and boost res.	0.3		Change PR122,PR142,PR236,PR249,PR275 from 0 Ω to 2.2 Ω (SD013220B80) Add PR238,PR251 to 4.7 Ω Add PC161,PC173 to 470pF	2010 02/25	PVT
30	65/90# only low signal	Fix adapter mode	0.4	50	Disable PR73, PQ24	2010 03/23	Pre-MP
8	Protect logic deformation	Add PH2 function	0.4	48	Change PR23 from 0 Ω to 29.4 Ω (SD034294280) Add PR27, PH2	2010 03/23	Pre-MP
9	Improve anti-noise	Reduce voltage divider	0.4	54	Change PR138 from 43K to 2.05K(SD034205180) Change PR139 from 124K to 5.9K(SD034590180) Change PR283 from 60.4K to 2.87K(SD034287180)	2010 03/26	Pre-MP
10	Improve anti-noise	Reduce voltage divider	0.4	55	Change PR278 from 124K to 5.9K(SD034590180) Change PR279 from 127K to 6.04K(SD034604180) Change PR127 from 24K to 1.15K(SD034115180) Change PR128 from 59K to 2.48K(SD034288180)	2010 03/26	Pre-MP
11							
12	Cut-in 120W adapter	Tune a CP setting for 120W adapter	0.4	50	Change PR47 from 0.02 to 0.015(SD000001E00)	2010 03/26	Pre-MP
13	Modify VGA voltage table	Rise Broadway voltage to the same to Park	0.4	57	Change PR179 from 9.53 to 8.87 Change PR181 from 64.9 to 43.2	2010 04/16	Pre-MP
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/08/25	Deciphered Date	2010/08/25	Title		
				PIR (PWR)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NCQF0 M/B LA-5981P Schematic	0.1
Date:				Sunday, April 18, 2010	Sheet 63 of 63	