


QL4 (15.6W) BLOCK DIAGRAM

01



PCB STACK UP 8L Dis. & UMA

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT




C459	1uF/10V	4
C453	1uF/10V	4
C450	10uF/6.3V	6S
C458	10uF/6.3V	6S

Place each 0.1uF cap as close as possible to each VDD IO pin. Place the 10uF caps on the VDD_IO plane.



	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

PAD and HOLE




B-stage change

H3
7h:42:5b:e2:0d1:61:p2

H4
7h:42:5b:e2:0d1:61:p2

H5
7h:42:5b:e2:0d1:61:p2

B-stage change



H26
H+637bC276b67f2

H30
H+161bC276D161P2


H37
H+161bC276D161P2

H38
H+637bC276b67f2

H42
H+637bC276b67f2

H20
H+161bC276D161P2

H28
H+637bC276b67f2



[7,8,9,11,29,34,36,42] +1.05V

[3,7,8,9,10,11,12,13,21,22,23,24,25,26,27,28,29,30,31,32,33,37,40,42] +3V


B-stage change


The diagram shows two circuit paths. The top path, labeled '+VIN', connects to a capacitor C773 (1uF/25V) and then to a capacitor C966 (1uF/25V). The bottom path, labeled 'LAN_AGND1', connects to a resistor R796 (0.4 ohms). Both paths are enclosed in a red box, indicating a B-stage change.




PROJECT : QL4
Quanta Computer Inc.

Size Custom	Document Number CLOCK & Screw Holes	Rev E
Date: Friday, October 09, 2009		Sheet 2 of 44






VCC_AXG_SENSE [34]
VSS_AXG_SENSE [34]



AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




```
CFG[ 1:0 ] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG
```

	PROJECT : QL4 Quanta Computer Inc.		
	Size Custom	Document Number PROCESSOR 414(GND)	Rev E
Date: Friday, October 06, 2006 1 Sheet 6 of 44			

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K Ω +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs

IBEX PEAK-M (HDA,JTAG,SATA)





SATA HDD1

SATA ODD


Port2 and Port3 HM55 not support

E-SATA


UMA HDMI signals








UMA and Hybrid LVDS & CRT signals



IBEX PEAK-M (LVDS,DDI)



1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.



2M byte SPI ROM for ME

MXIC: AKE38FP0Z00
WINBOND: AKE38FP0N01
AIT: AKE38ZN0800

SPI ROM Socket







DG008000031

PROJECT : QL4
Quanta Computer Inc.


Size Custom Document Number
PCH 1/5 (SATA,HDA,LPC)

Date: Friday, October 09, 2009 Sheet 7 of 44


IBEX PEAK-M (PCI-E,SMBUS,CLK)



IBEX PEAK-M (PCI,USB,NVRAM)





For Switchable only



Discrete Only




IBEX PEAK-M (DMI,FDI,GPIO)



IBEX PEAK-M (GPIO, RSVD, NCT, FRSVD)


IBEX PEAK-M (CND)



Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6
LG/CB	0=LG 1=CB						
UMA/Dis.		0=UMA 1=Dis.					
15.6" / 14"			0=QL4/TW9 1=QL4/SW9				
Switchable						1=YES 0=NO	

BOARD ID SETTING

Board ID	ID6	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD6 (0)	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)



A16 swap override Strap/Top-Block Swap Override jumper

GNT3#

Low = A16 swap override/Top-Block Swap Override enabled
High = Default

SV SET UP R271

SV_SET_UP

1-X High = Strong (Default)

GNT0#

GNT1#

R155

R157

*1K/F 4

*1K/F 4

PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

NV_ALE

NV_CLE

R534

R535

*1K/F 4

*1K/F 4

11/17

+0.18V

Danbury Technology Enabled

NV_ALE

High = Enable
Low = Disable

DMI Termination Voltage

NV_CLE

Set to Vcc when LOW
Set to Vcc/2 when HIGH

No Reboot Strap

[7,24] SPKR

SPKR

*1K/F 4

R556

+3V

[7] PCH_GPIO33



R194

*100K/F 4


PROJECT : QL4
Quanta Computer Inc.

Size Custom Document Number PCH 4/5 (GPIO & Strap)






Date: Friday, October 09, 2009 Sheet 10 of 44








U33A
BGA969-NVIDIA-NB9P-GS
COMMON



NVVDD Maximum Settling Time



I/O 3.3V

PEX_RST

$T_{rise} \geq 1\mu s$


$T_{fall} \leq 500ns$


[15,16,32,42] +1.05V_GFX
[6,17,22,32,33,38,42] +3V_GFX



PROJECT : QL4
Quanta Computer Inc.

Size Custom	Document Number N10M-GE (PCIE I/F) 1/5	Re I
Date: Friday, October 09, 2009	Sheet 14 of 44	






CHIP	PCI_DEVID:	STRAP2	ROM_SCLK
N11P-GS1	0x0CAF	1111 PU 45K	0010 PD 15K
N11M-GS1	0x0A3F	0101 PD 30K	1010 PU 15K

Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]
35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1% (0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]
20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1% (0402)

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK 417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111


VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Reserved	IDGH1G-04A1F1C-16X	PD 10K
0001	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Qimonda	H57Q1G63BFR-12C	PD 15K
0010	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Hynix	K4W1G1646E-HC12	PD 20K
0011	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Samsung		
0101	Reserved	Reserved		
0110	Reserved	Reserved		
XXXX	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Hynix	H5TQ1G63AFR-14C	
XXXX	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Samsung	K4W1G1646D-EC12	

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD VID0
6	OUT	N/A	NVVD VID1
7	OUT	N/A	NVVD VID2 11/13
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL 11/13
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL



HDCP ROM



U33G

BGA969-NVIDIA-NB9P-GS
COMMON

U33F

BGA969-NVIDIA-NB9P-GS
COMMON


[38] +VGACORE







PROJECT : QL4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	N10M-GE (POWER & GND) 5/5	E
Date: Friday, October 09, 2009		
Sheet 18 of 44		


CHANGING DATA: 256MB 512MB 1GB










HDMI PORT



R187 / R188 for Switchable / UMA





PV 0619 Only for Discrete and Hybrid



Note:


SD/MMC	MS	XD
SP0		XD_CD#
SP1		
SP2	SD_WP	
SP3	SD_CD#	
SP4	SD_DAT1	XD_D4
SP5	MS_BS	XD_D5
SP6	MS_D1	XD_D3
SP7	SD_DAT0	MS_D0
SP8	SD_DAT7	MS_D2
SP9	MS_INS#	
SP10	SD_DAT6	MS_D3
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD_D0
SP13	SD_DAT4	XD_WP#
SP14	XD_R/#	
SP15	SD_DAT3	XD_WE#
SP16	SD_DAT2	XD_RE#
SP17		XD_ALE
SP18		XD_CE#
SP19		XD_CLE

For RTS5159




5 IN1 CARD READER XD, MMC/SD, MS/MSP


DV2 add 2'nd source



PV change footprint



*TAI TWUM 5IN1 CARD READER SOCKET
PV change footprint



MDC CONNECTOR

LED



$$I = V_{CC} - V_f / R$$





PROJECT : QL4
Quanta Computer Inc.

Size Custom	Document Number AMP_TPA6017/SPK/MDC/LED	Rev E
Date: Friday, October 09, 2009		Sheet 25 of 44


SATA ODD





SATA_1 CONNECTOR




TOUCH PAD CONNECTOR




TOUCH PAD L/R SW1,SW2 in QL4 use, SW3,SW4 in TW9 use




NEWCARD (PCIEXPRESS*1 + USB*1)





Change CN15#31,32 as ME request for Hole pad expcard-48303-0042-26p-1-qt6 as ME modify Pad size(pin31,32) Move CN15#29,30 Pin as ME request(Molex confirm drawing)




Change net name from 3V_NEWCAUX to 3VAUX





CPU FAN



DFHD03MR008


1204 Change part number

FANPWR = 1.6VSET

30 MIL



G995 layout notice

Gnd shape





E-SATA/USB COMBO


B-stage change





KEYBOARD PULL-UP




Capacity board Con.






Mini PCI-E Card 2

WWAN& Robson



PV 0616 DEL debug Con.



PV 0616 DEL debug Con.


[3,5,10,11,34,38] +1.1V_VTT
 [2,7,8,9,11,29,34,36,42] +1.05V
 [5,10,11,36,40,42] +1.8V
 [2,3,7,8,9,10,11,12,13,21,22,23,24,25,26,27,28,29,30,32,33,37,40,42] +3V
 [8,9,10,11,14,27,40] +3VSS




PROJECT : QL4
 Quanta Computer Inc.

Size	Document Number	Rev
Custom	XDP/BRAIDWOOD	E
Date: Friday, October 09, 2009	Sheet 31 of 44	


DGPU_Channel-A/B



IGPU_Channel-A/B



LVDS Channel Switch



To LVDS Conn.

BKLTCTL_PWM


To LVDS Conn.

BKLTEN / LVDDEN


SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

SELx	Ay
LOW	B1
HIGH	B2


LVDS/CRT DDC Switch



VGA SWITCH






S	Yn
0	B0
1	B1





PROJECT : QL4
Quanta Computer Inc.

DGPU_HDMI




HDMISwitch



To HDMI Conn.



IGPU_HDMI





OC SETTING

S2 S1 S0 = 1 : 1 : 1	500mV	0dB	Default
S2 S1 S0 = 1 : 1 : 0	750mV	0dB	
S2 S1 S0 = 1 : 0 : 1	1000mV	0dB	
S2 S1 S0 = 1 : 0 : 0	600mV	0dB	
S2 S1 S0 = 0 : 1 : 1	500mV	0dB	
S2 S1 S0 = 0 : 1 : 0	500mV	1.5dB	
S2 S1 S0 = 0 : 0 : 1	500mV	3.5dB	
S2 S1 S0 = 0 : 0 : 0	500mV	6dB	

EQ SETTING



S1 S0 = 1 : 1	3dB	Default
S1 S0 = 1 : 0	8dB	
S1 S0 = 0 : 1	13dB	
S1 S0 = 0 : 0	15dB	

OE#	SEL2	SEL1	Ay
0	X	1	A
0	1	0	B



Mount R793 and R794 for UMA only

Only for NVIDIA




Un-mount for switchable function





PROJECT : QL4
Quanta Computer Inc.

Size	Document Number	Rev
A3	HDMI Switch / Power CRTL	E
Date: Friday, October 09, 2009	Sheet 33 of 44	











+VGACORE Volt +/- 5%
 Countinue current:16A
 Peak current:18A
 OCP minimum 23A





+1.1V_PCH Volt +/- 5%
 Countinue current:12A
 Peak current:15A
 OCP minimum 18A





PROJECT : QL4
 Quanta Computer Inc.

Size Custom Document Number +1.1V_VTT/VGA Core RT820A Rev E
 Date: Friday, October 09, 2009 Sheet 38 of 44











For Discrete or switchable Only

+1.8 Volt +/- 0.1V
Continue current: 0.3A
Peak current: 1A




For Discrete or switchable Only




Change PC119 to 0.01u/25v as Discrete power sequence

For Discrete or switchable Only



For Discrete Only



R51 co-lay PQ71
R53/R54 co-lay PQ68

SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

For Hybrid DGPU Power Rails Sequence

1. +3V_GFX, +1.05V GFX
2. +VGA_CORE -> DGPU_PG
3. 1.5V_GFX, +1.8V GFX




PROJECT : QL4
Quanta Computer Inc.


Size	Document Number	Rev
A3	Switchable Power	E
Date:	Friday, October 09, 2009	Sheet 42 of 44

Power up sequence

LAN/RTC WAKE UP ENABLE.





LAN/RTC WAKE UP DISABLE.



PROJECT : QL4
Quanta Computer Inc.

Size Custom	Document Number Power up sequence	Rev E
Date: Friday, October 09, 2009	Sheet 43 of 44	



Switchable GPIOs	Descriptions
PCH_GPIO52	DGPU_SELECT#
PCH_GPIO36	DGPU_HOLD_RST#
PCH_GPIO50	DGPU_PWR_EN#
PCH_GPIO37	DGPU_PWR_OK
PCH_GPIO54	EDID_ELECT#