


(S)JM11_MS (ZH7) BLOCK DIAGRAM

PCB STACK UP 8L HDI

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT







A




<http://hobi-elektronika.net>


Penryn SFF - Host Bus (CPU)




CPU FAN CTRL(THM)



CPU Thermal Monitor (THM)



Penryn SFF - Power (CPU)



<http://hobi-elektronika.net>



QUANTA
COMPUTER

Title: Penryn SFF (Power)


Size: Document Number: ZH7

Date: Tuesday, June 16, 2009

Sheet: 4 of 31

Rev: 1A

Cantiga SFF - Host Bus (CLG)





Cantiga SFF - DMI/VGA (CLG)


Pin Name	Strap Description	Configuration
CFG2:0	FSB Frequency	000 = FSB1066 010 = FSB800 111 = FSB667 Other = Reserved
CFG4:3	Reserved	
CFG5	DMI x2 Select	1 = DMI x4 0 = DMI x2
CFG6	ITPM Host Interface	1 = ITPM disabled 0 = ITPM enabled
CFG7	Intel Management Engine Crypto TLS cipher suite with confidentiality	1 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with confidentiality
CFG8	Reserved	
CFG9	PCI Express Graphics Lane	1 = Normal operation : Lane Numbered in Order 0 = Reverse Lanes
CFG10	PCI Express Loopback enable	1 = Disabled 0 = Enabled
CFG11	Reserved	
CFG12	ALLZ	1 = Disabled 0 = ALLZ mode enabled
CFG13	XOR	1 = Disabled 0 = XOR mode enabled
CFG14	Reserved	
CFG15	Reserved	
CFG16	FSB Dynamic ODT	1 = Dynamic ODT enabled 0 = Dynamic ODT disabled
CFG17	Reserved	
CFG18	Reserved	
CFG19	DMI Lane Reversal	1 = Reverse Lanes 0 = Normal operation : Lane Numbered in Order
CFG20	Digital DisplayPort (SDVO/DP/IDMI) Concurrent with PCIe	1 = Digital DisplayPort (SDVO/DP/IDMI) and PCIe are operating simultaneously via the PEG port 0 = Digital DisplayPort (SDVO/DP/IDMI) or PCIe are operational
SDVO_CTRLDATA	SDVO Present	1 = SDVO/IDMI/DP interface enabled 0 = No SDVO/IDMI/DP interface disabled
L_DDC_DATA	Local Flat Panel (LFP) Present	1 = LFP Card Present: P-HE disabled 0 = LFP Disable
DDPC_CTRLDATA	Digital Display Present	1 = Digital display (IDMI/IDDP) device present 0 = Digital display (IDMI/IDDP) interface absent

• The recommended pull-up resistor value is 4.02 kΩ ±1%.


• The recommended pull-down resistor value is 2.21 kΩ ±1%.




Cantiga SFF - DDRII (CLG)





Cantiga SFF - VCC/NCTF (CLG)




QUANTA COMPUTER	
Title	
Cantiga SFF (Power)	
Size	Document Number
	ZH7
Date	Tuesday, June 16, 2009
Sheet	9 of 31



Cantiga SFF - GND (CLG)




RTC CRYSTAL



(Internal VRM enabled for VccSus1_05, VccSus1_5, VccCL1_5, VccLAN1_05 and VccCL1_05)



ICH_INTRVEMEN Low = Internal VR Disabled
High = Internal VR Enabled(Default)

RESET JUMP





ICH_SATA_LED#


0	PCIe Lane Reversed
1	PCIe Straight(default)



HD Audio Interface



RTC BATTERY (RTC)



South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU	
	XOR Chain Entrance	PWROK	ICH_TP3 HDA_SDOUT Description	
			0 0 RSVD	
			0 1 Enter XOR Chain	
			1 0 Normal operation(Default)	
			1 1 Set PCIe port config bit 1	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK		

<http://hobi-elektronika.net>

ICH9M SFF - USB/PCIE/DMI (CLG)


Place TX DC blocking caps close ICH9.




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0	
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default	
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default	
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0 SPI_CS#1 Boot Location	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	0 1 SPI(Default) PCI	

PCI PULL-UP



USBOC# PULL-UP



QUANTA
COMPUTER

File

ICH9M SFF (USB/PCIE/DMI)

Size

Document Number

ZH7

Rev

1A

Date

Tuesday, June 16, 2009




Sheet

12






of

31

ICH9M SFF - PM/GPIO/SMB (CLG)



REV: B change R92 to short pad




QUANTA COMPUTER

ICH9M SFF (PM/GPIO/SMB)

Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 13 of 31

ICH9M SFF - Power/GND (CLG)







REV: B remove D7



QUANTA
COMPUTER

Title			ICH9M SFF (Power/GND)		
Size	Document Number	Rev		1A	
ZH7					
Date	Tuesday, June 16, 2009	Sheet	14	of 31	






DDRII SO-DIMM (DDR)



Reverse Type H: 5.2mm
SMBus address A0
<http://hobi-elektronika.net>

Title: DDRII SO-DIMM		
Size:	Document Number: ZH7	Rev: 1A
Date: Tuesday, June 16, 2009	Sheet: 15	of 31

DDRII SO-DIMM (DDR)



QUANTA
COMPUTER

Title: **DDRII SO-DIMM**

Size: **ZH7**

Date: **Tuesday, June 16, 2009**



Document Number: **ZH7**

Rev: **1A**

Sheet: **16** of **31**

Standard Type: H: 5.2mm
<http://nobi-elektronika.net>


Codec ALC269X (ADO)



Power (ADO)

Demodulation Filter

Place close to Codec



QUANTA COMPUTER

Codec ALC269X

Rev 1A

Date: Thursday, June 18, 2009

Sheet 17 of 31

R243 *Short 6

R248 *Short 6

R211 *Short 6


R231 *Short 6

C349 *Short 4


C330 *Short 4

S2 *Short 6



Mini Card1-WLAN/WMAX (MPC)




Mini Card2-3G (MNC)




MB USB (USB)



2.5" SATA HDD(HDD)




HOLE (EXC)




		QUANTA COMPUTER	
		USB/HDD/HOLE	
Title	Document Number		
Size	ZH7		
Date:	Friday, June 19, 2009	Sheet	20 of 31
Rev			1A


Keyboard(KBC)



BuleTooth (BTM)




LED D/B (UIF)




Check P/N footprint



Touch Pad D/B (TPD)




Card Reader/USB DB
CONNECTER(MMC)/Power Connector



CRT D/B (UIF)



For EMI



QUANTA COMPUTER









KB/BT/PR/TP/LAN/LED/CR Connects

Size: ZH7

Date: Tuesday, June 16, 2009

Sheet: 21 of 31

Rev: 1A



Camera(CCD)


QUANTA COMPUTER


Document Number **ZH7**

Date: Thursday, June 18, 2009 Sheet 22 of 31


Rev **1A**


Charger(DCD)





DDR 1.8V(DCD)





QUANTA COMPUTER



Title: **VCCP 1.05V (RT8202A)**

Size: **ZH7** Document Number: **1A**


Date: Tuesday, June 16, 2009 Sheet 27 of 30

Discharger/1.5V(DCD)

29



QUANTA COMPUTER	
Title	
Discharge/1.5V	
Size	Document Number
	ZH7
Date:	Tuesday, June 16, 2009
Sheet	28 of 30
Rev	1A



<http://hobi-elektronika.net>

EC GPIO Setting

Pin Name	Net Name	Setting	Description
GPIO1	ACIN	GPI	EC Detect AC Adapter State
GPIO3	NBSWON#	GPI	Pwer switch in
GPIO4/AD5		GPI	No used
GPIO5/AD4		GPI	No used
GPIO6	LID#	GPI	Reserved for Lid function
GPIO7	SUSB#	GPI	S.B sleep S3 pin
GPIO10/LPCPD#		GPI	No used
GPIO11/CLKRUN#	CLKRUN#	O	Clock Run
GPIO12/PSDAT3	KILL_SW_BT#	GPI	Detect hule tooth enable/disable
GPIO13/C_PWM	PWRLD#	O	Power on LED drive
GPIO14/TB1	FANSIG	GPI	To detect EAN speed
GPIO15/A_PWM	CONTRAST	O	EC PWM for Panel Brightness
GPIO16/CIRTX		GPI	No used
GPIO17/SC11	MBCLK	O	SMbus Clock for M/B
GPIO20/TA2		GPI	No used
GPIO21/B_PWM	NUMLED#	O	Number Lock LED drive
GPIO22/SDA1	MBDATA	I/O	SMbus Data for M/B
GPIO23/SC13	3ND_MBCLK	O	SMbus Clock for acer ID flash
GPIO24/LDR#	EC_FBACK#	GPO	Panel back light control
GPIO25/PSCLK3	MAINON	GPO	Turn On/Off main power
GPIO26/PSCL1		GPI	No used
GPIO27/PSDA2	BT_POWERON#	GPO	Turn On/Off hule tooth power
GPIO30/CIRTX2		GPI	No used
GPIO31/SDA3	3ND_MBDATA	I/O	SMbus Data for acer ID flash
GPIO32/D_PWM	BATLED0#	GPO	Battery status LED drive
GPIO33/H_PWM	BATLED1#	GPO	Battery status LED drive
GPIO34/CIRX1		GPI	No used
GPIO35/PSDAT1	TPDATA	O	PS2 data for touch pad
GPIO36/TB3	VRON	GPO	Turn On/Off CPU Power
GPIO37/PSCLK1	TPCLK	O	PS2 clock for touch pad
GPIO40/F_PWM	SUSLED	GPO	S3 state LED drive
GPIO41	3G_WAKE_2	GPI	3G wake up
GPIO42/TCk		GPI	No used
GPIO43/TMS	AMP_MUTE#	GPO	Turn On/Off Audio Amplier
GPIO44/TD1		GPI	No used
GPIO45/E_PWM	CPUFAN#	O	EC PWM for Fan Module
GPIO46/cirxrm/trst#	3G_WAKE_1	GPI	3G wake up
GPIO47/SC14	D/C#	GPO	Battery charge / discharge control
GPIO58/TD0	S5_ON	GPO	Turn On/Off S5 Power plane
GPIO51/TA3	PCIE_WAKE#_EC	GPI	No used
GPIO52/cirtx2/trd#		GPI	No used
GPIO53/SDA4	EC_SC1#	O	EC SCI
GPIO54/ECSC1#	ECDB_CLOCK	GPI	No used
GPIO55/CLKOUT	ECDB_CLOCK	GPI	No used
GPIO56/TA1		GPI	No used
GPIO57/KBSOUT17	KILL_SW_WL#	GPI	Detect mini card 1 (WLAN) enable/disable
GPIO60/KBSOUT16	KILL_SW_3G#	GPI	Detect mini card 2 (3G) enable/disable
GPIO61/KBSOUT15	MY15	O	Keyboard scan output
GPIO62/KBSOUT14	MY14	O	Keyboard scan output
GPIO63/KBSOUT13	MY13	O	Keyboard scan output
GPIO64/KBSOUT12	MY12	O	Keyboard scan output
GPIO65/SM1#	EC_SMI#	O	EC SMI
GPIO66/G_PWM	CAPSLED#	O	Caps Lock LED drive
GPIO67/PWUREQ	USB_EN#	GPO	USB power enable/disable
GPIO70/IRRX2_IRSL0	SUSC#	GPI	S.B sleep S4 pin
GPIO71/IRTX/SOUT2	PWROK_EC	GPO	System Power Good for PC1 Reset
GPIO72/IRRX1/SIN2	EC_RSMRST#	GPO	S.B Resume Power Reset
GPIO73/SC12	2ND_MBCLK	O	SMbus Clock for CPU thermal
GPIO74/SDA2	2ND_MBDATA	I/O	SMbus Data for CPU thermal
GPIO75/SP1_SCK	PC1_RESET	GPO	PL TRST# enable/disable for mini card 2
GPIO76/SP1_DO/SBHM	3G_EN	GPO	Mini card 2 (3G) enable/disable
GPIO77/SP1_DI	CRT_SENSE#	GPI	To detect CRT
GPIO81	DNBSWON#	GPO	S.B Power button Event
GPIO82/TRIS#		GPI	No used
GPIO83/SOUT_CR/BADDR1	uR_SOUT_CR	GPI	No used (Address Setting)
GPIO84/BADDR0	BADDR0	GPI	No used (Address Setting)
GPIO87/CIRRRXM/SIN_CR	RE_EN	GPO	Mini card 1 (WLAN) enable/disable
GPIO90/AD0	TEMP_MBAT	I	EC detect battery state
GPIO91/AD1		GPI	No used
GPIO92/AD2	TPD_TRIP	GPI	No used
GPIO93/AD3	ICMNT	GPI	EC detect system current in AC mode
GPIO94/DA0		GPI	No used
GPIO95/DA1		GPI	No used
GPIO96/DA2		GPI	No used
GPIO97/DA3		GPI	No used

ICH9M GPIO Setting

Pin Name	Power	ICH9M Default	Net Name	Description	Setting	Internal PU/PD	External PU/PD
GPIO0/PMSYNC#	Core	GPI	PM_SYNC#	Power Management Sync	O		
GPIO1	Core	GPI	EC_SMI#	EC SMI	GPI		PU 10KΩ to +3V
GPIO2/PIRQE#	Core	GPI	INTE#	No used	GPI		PU 10KΩ to +3V
GPIO3/PIRQ#	Core	GPI	INTE#	No used	GPI		PU 10KΩ to +3V
GPIO4/PIRQG#	Core	GPI	INTG#	No used	GPI		PU 10KΩ to +3V
GPIO5/PIRQH#	Core	GPI	INTH#	No used	GPI		PU 10KΩ to +3V
GPIO6	Core	GPI	LID#_ICH	Lid function	GPI		PU 10KΩ to +3V
GPIO7	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO8	S5	GPI	EC_SC1#	EC SCI interrupt	GPI		PU 10KΩ to +3V S5
GPIO9/WOL_EN	S5	Native	ICH_GPIO9	No used	GPI		PU 10KΩ to +3V S5
GPIO10/SUS_PWR_ACK	S5	GPI	ICH_GPIO10	No used	GPI		PU 10KΩ to +3V S5
GPIO11/SMBALERT#	S5	Native	ICH_GPIO11	No used	GPI		PU 10KΩ to +3V S5
GPIO12/LAN_PHY_PWR_CTRL	S5	GPO	ICH_GPIO12	No used	GPI		PU 10KΩ to +3V S5
GPIO13	S5	GPI	ICH_GPIO13	No used	GPI		PU 10KΩ to +3V S5
GPIO14/AC_PRESENT	S5	GPI	ICH_GPIO14	No used	GPI		PU 10KΩ to +3V S5
GPIO15/STP_PC#	S5	Native	PM_STPPCI#	Stop PCI Clock	O		
GPIO16/DPRS1PVR	Core	Native	DPRS1PVR	Deeper Sleep-Voltage Regulator	O	PD 20KΩ	
GPIO17	Core	GPI	BORAD_ID0	M/B ID Setting	GPI		Pu or PD 10KΩ
GPIO18	Core	GPO	BORAD_ID1	M/B ID Setting	GPI		Pu or PD 10KΩ
GPIO19/SATA1GP	Core	GPI	ICH_GPIO19	No used	GPI		PU 10KΩ to +3V
GPIO20	Core	GPO		No used	GPO	PD 20KΩ	
GPIO21/SATA0GP	Core	GPI	BORAD_ID2	M/B ID Setting	GPI		Pu or PD 10KΩ
GPIO22/SCLOCK	Core	GPI	BORAD_ID3	M/B ID Setting	GPI		Pu or PD 10KΩ
GPIO23/LDRQ1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO24/MEM/LED	S5	GPO		No used	GPO		
GPIO25/STP_CPU#	S5	Native	PM_STPCPU#	Stop CPU Clock	O		
GPIO26/S4_STATE#	S5	Native		No used	GPI		
GPIO27	S5	GPO		No used	GPO		
GPIO28	S5	GPO		No used	GPO		
GPIO29/OC5#	S5	Native	USBOC5#	No used	GPI		PU 10KΩ to +3V S5
GPIO30/OC6#	S5	Native	USBOC6#	No used	GPI		PU 10KΩ to +3V S5
GPIO31/OC7#	S5	Native	USBOC7#	No used	GPI		PU 10KΩ to +3V S5
GPIO32/CLKRUN#	Core	GPO	CLKRUN#	PCI Clock Run	I		PU 8.2KΩ to +3V
GPIO33/HDA_DOCK_EN#	Core	GPO		No used	GPO	PU 20KΩ	
GPIO34/HDA_DOCK_RST#	Core	GPO		No used	GPO		
GPIO35/SATACLKREQ#	Core	GPO	CLKREQ#_SATA	SATA Clock Request	O		PU 10KΩ to +3V
GPIO36/SATA4GP	Core	GPI	ICH_GPIO36	No used	GPI		PU 10KΩ to +3V
GPIO37/SATA5GP	Core	GPI	ICH_GPIO37	No used	GPI		PU 10KΩ to +3V
GPIO38/SLOAD	Core	GPI	ICH_GPIO38	No used	GPI		PD 10KΩ to GND
GPIO39/SDATAOUT0	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO40/OC1#	S5	Native	USBOC1#	No used	GPI		PU 10KΩ to +3V S5
GPIO41/OC2#	S5	Native	USBOC2#	No used	GPI		PU 10KΩ to +3V S5
GPIO42/OC3#	S5	Native	USBOC3#	No used	GPI		PU 10KΩ to +3V S5
GPIO43/OC4#	S5	Native	USBOC4#	No used	GPI		PU 10KΩ to +3V S5
GPIO44/OC8#	S5	Native	USBOC8#	No used	GPI		PU 10KΩ to +3V S5
GPIO45/OC9#	S5	Native	USBOC9#	No used	GPI		PU 10KΩ to +3V S5
GPIO46/OC10#	S5	Native	USBOC10#	No used	GPI		PU 10KΩ to +3V S5
GPIO47/OC11#	S5	Native	USBOC11#	No used	GPI		PU 10KΩ to +3V S5
GPIO48/SDATAOUT1	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO49	Core	GPO	DML_TERM_SEL	No used	GPO	PU 20KΩ	
GPIO50/REQ1#	Core	Native	REQ1#	No used	GPI		PU 10KΩ to +3V
GPIO51/GNT1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO52/REQ2#	Core	Native	REQ2#	No used	GPI		PU 10KΩ to +3V
GPIO53/GNT2#	Core	Native		No used	GPI	PU 20KΩ	
GPIO54/REQ3#	Core	Native	REQ3#	No used	GPI		PU 10KΩ to +3V
GPIO55/GNT3#	Core	Native		No used	GPI	PU 20KΩ	
GPIO56	S5	GPI	ICH_GPIO56	No used	GPI		PU 10KΩ to +3V S5
GPIO57	S5	GPI	ICH_GPIO57	No used	GPI		PD 100KΩ to GND
GPIO58/SPI_CS1#	S5	GPI	SPI_CS1#	No used	GPI	PU 20KΩ	
GPIO59/OC0#	S5	Native	USBOC0#	No used	GPI		PU 10KΩ to +3V S5
GPIO60/LINKALERT#	S5	Native	ICH_GPIO60	No used	GPI		PU 10KΩ to +3V S5

CK505 Clock Setting Table

Differential CPU Clock			
Pin Name	Pin	Net Name	Description
CPU_0	61	CLK_CPU_BCLK	
CPU_0#	60	CLK_CPU_BCLK#	Differential CPU clock
CPU_1	58	CLK_MCH_BCLK	
CPU_1#	57	CLK_MCH_BCLK#	Differential NB GS45 clock

PCI Express Clock			
Pin Name	Pin	Net Name	Description
SRC0/DO196	20	DREFCLK	
SRC0/DO196#	21	DREFCLK#	96MHz DOT dot for NB GS45
LCDCCLK/27M	24	DREFSSCLK	
LCDCCLK#/27M_SS	25	DREFSSCLK#	Clock output for NB GS45 graphic contoller
SRC2	28	PECLK_SATA	
SRC2#	29	PECLK_SATA#	Differential Serial Reference Clock for SB ICH9M SATA
SRC3/CR#_D	31	PECLK_ICH	
SRC3#/CR#_D	32	PECLK_ICH#	Differential Serial Reference Clock for SB ICH9M
SRC4	34	PECLK_LAN	
SRC4#	35	PECLK_LAN#	Differential Serial Reference Clock for on board LAN
SRC6	48	PECLK_MINI2	
SRC6#	47	PECLK_MINI2#	Differential Serial Reference Clock for Mini Card 2
SRC7/CR#_E	51		No use
SRC7#/CR#_E	50	CLKREQ#_MINI2	Clock Request for Mini Card 2 (SRC6)
SRC8/CPU_ITP	54		No use
SRC8#/CPU_ITP#	53		No use
SRC9	37	PECLK_MINI1	
SRC9#	38	PECLK_MINI1#	Differential Serial Reference Clock for MINI CARD 1
SRC10	41	PECLK_3GPL1	
SRC10#	42	PECLK_3GPL1#	Differential Serial Reference Clock for NB GS45
SRC11/CR#_H	40	CLKREQ#_MCH	Clock Request for NB GS45 (SRC10)
SRC11#/CR#_G	39	CLKREQ#_MINI1	Clock Request for Mini Card 1 (SRC9)

PCI Clock			
Pin Name	Pin	Net Name	Description
PC10/CR#_A	8	CLKREQ#_SATA	Clock Request for SATA (SRC2)
PC11/CR#_B	10	CLKREQ#_LAN	Clock Request for on board LAN (SRC4)
PC12	11	PCLK_DEBUG	PCI clock for debug card
PC13	12		No use
PC14	13	PCLK_EC	PCI clock for EC
PC15	14	PCLK_ICH	PCI clock for SB ICH9M

Other Clock			
Pin Name	Pin	Net Name	Description
USB_48	17	CLK48_ICH	48MHz for SB ICH9M
		CLK48_CARD	48MHz for USB Card Reader
REF	5	CLK14_ICH	14.318MHz for SB ICH9M

Clock Request Table		
CLKREQ#	MAPPING	Control
CR#_A	SRC0	SATA
CR#_B	LCDCCLK	SATA
CR#_C	SRC0	SATA
CR#_D	LCDCCLK	N/A
CR#_E	SRC6	MINI2
CR#_F	SRC8	N/A
CR#_G	SRC9	MINI1
CR#_H	SRC10	MCH



QUANTA
COMPUTER

Title			
Schematic Setting			
Size	Document Number	Rev	
	ZH7	1A	
Date:	Tuesday, June 16, 2009	Sheet	31 of 31