

JIWA1/A2

Compal Confidential

Schematics Document


Mobile Penryn uFCPGA

Intel Cantiga_GM/PM+ICH9-M

Saturday, June 06, 2009

REV:2.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	SCHEMATIC, M/B LA-4211P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401557	Rev I
				Date:	Sheet 1 of 53	



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

PM@
GM@
X76@

SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	THERMAL SENSOR (CPU)	SODIMM	CLK CHIP	MINI CARD	LCD
SMB_EC_CLK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X
SMB_EC_CLK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X
SMB_CLK_CLK1 SMB_CLK_DAT1	ICH9	X	X	X	X	V	V	V	X
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+1.1VS	1.1V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

EDP at Tj = 97C*

Power Supply Rail		NB9M-GS		NB9M-GE	
(V)		GDDR3	DDR2	GDDR3	DDR2
NVVDD	Variable	12.68A	11.57A	10.52A	9.59A
FB_DLLAVDD	1.1	25mA			
FB_PLLAVDD	1.1	10mA			
IFPC_IOVDD	1.1	385mA			
IFPD_IOVDD	1.1	385mA			
IFPE_IOVDD	1.1	385mA			
IFPF_IOVDD	1.1	385mA			
PEX_IOVDD/Q	1.1	1400mA			
PEX_PLLVDD	1.1	110mA			
PLLVDD	1.1	65mA			
SP_PLLVDD	1.1	25mA			
VID_PLLVDD	1.1	50mA			
TOTAL	1.1	3.225A			
FBVDD/Q	1.8	3080mA	1720mA	3010mA	1680mA
IFPA_IOVDD	1.8	50mA			
IFPB_IOVDD	1.8	50mA			
IFPAB_PLLVDD	1.8	100mA			
IFPCD_PLLVDD	1.8	160mA			
IFPEF_PLLVDD	1.8	160mA			
TOTAL	1.8	3.6A	2.24A	3.53A	2.2A
DACA_VDD	3.3	130mA			
DACB_VDD	3.3	255mA			
DACC_VDD	3.3	130mA			
MIOA_VDDQ	3.3	10mA			
MIOB_VDDQ	3.3	10mA			
VDD33	3.3	110mA			
TOTAL	3.3	0.645A			

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

POWER SEQUENCE


The ramp time for any rail must be more than 40us


(+3VS) VDD33

(1.1VS) PEX_VDD


(+VGA_CORE) NVVDD

(1.8VS) FBVDDQ





Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-4211P	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEVELOPMENT DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	401557
				Date:	Saturday, June 06, 2009
				Sheet	5 of 53



Width=4 mil ,
Spacing: 15mil
(55Ohm)



TRACE CLOSELY CPU < 0.5"

COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)
COMP1, COMP3 layout : Width 4mils and Space 25mils (55Ohms)

layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs


FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0



Layout note: Z0=55 ohm
0.5" max for GTLREF.




Length match within 25 mils.
The trace width/space/other is
16/7/25.

Layout Note:
Route VCCSENSE and VSSSENSE traces at
27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.






Mid Frequency Decoupling



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	SCHEMATIC, M/B LA-4211P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401557
				Date	Saturday, June 06, 2009
				Sheet	7 of 53

(14) DDR_A_D[0..63]




DDR A SYSTEM MEMORY

CANTIGA ES_FCBGA1329

GM@

(15) DDR_B_D[0..63]






DDR B SYSTEM MEMORY

CANTIGA ES_FCBGA1329



GM@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	SCHEMATIC, M/B LA-4211P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401557
Date		Saturday, June 06, 2009		Sheet	9 of 53



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY OR ANY OF ITS SUBSIDIARIES OR AFFILIATES WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev I
				401557	
				Date	Sheet 12 of 53
				Saturday, June 06, 2009	


SCHEMATIC, M/B LA-4211P




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	SCHEMATIC, M/B LA-4211P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1
Date:	Saturday, June 06, 2009	Sheet	13	of	53




Layout Note:
Place near JP41



Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9VS



Layout Note:
Place these resistor
closely JP41, all
trace length Max=1.5"



Layout Note:
+DDR_MCH_REF
trace width and
spacing is 20/20.

(15) +DDR_MCH_REF1

(15) +DDR_MCH_REF1

(15,35,37) EC_TX_P80_DATA

(8) DDR_CKE0_DIMMA

(15,35,37) EC_RX_P80_CLK

(9) DDR_A_BS#2

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#

(8) DDR_CS1_DIMMA#

(8) M_ODT1

(9) DDR_A_BS#0

(9) DDR_A_WE#

(9) DDR_A_CAS#








(8) DDR_CS1_DIMMA#

(8) M_ODT1


(9) DDR_A_BS#0



(9) DDR_A_WE#

(9) DDR_A_CAS#











Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHMATIC, M/B LA-4211P	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401557	I
Date: Saturday, June 06, 2009		Sheet 15 of 53			







Part 4 of 5

POWER



Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-4211P	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401557
				Date:	Saturday, June 06, 2009 Sheet 18 of 53

A total of 8 signals are required for GB1 strapping this includes
2 reference signals
6 physical strapping pins
4 logical strapping bits
A total of 24 logical strapping bits are available




GB1 Family GPU Strap Options


GPU	FB Memory		ROM_S0	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
NB9M-GS (0x06E9)	Samsung	16Mx16(1)	PU 5K	PD 15K	PD 10K	PU 10K	PD 10K	PU 45K
		32Mx16(5)	PU 5K	PD 15K	PD 30K	PU 10K	PD 10K	PU 45K
	Hynix	16Mx16(3)	PU 5K	PD 15K	PD 20K	PU 10K	PD 10K	PU 45K
		32Mx16(7)	PU 5K	PD 15K	PD 45K	PU 10K	PD 10K	PU 45K
	Qimonda	16Mx16(2)	PU 5K	PD 15K	PD 15K	PU 10K	PD 10K	PU 45K
		32Mx16(6)	PU 5K	PD 15K	PD 35K	PU 10K	PD 10K	PU 45K
NB9M-GE (0x06E8)	Samsung	16Mx16(1)	PU 5K	PD 15K	PD 10K	PU 5K	PD 10K	PU 45K
		32Mx16(5)	PU 5K	PD 15K	PD 30K	PU 5K	PD 10K	PU 45K
	Hynix	16Mx16(3)	PU 5K	PD 15K	PD 20K	PU 5K	PD 10K	PU 45K
		32Mx16(7)	PU 5K	PD 15K	PD 45K	PU 5K	PD 10K	PU 45K
	Qimonda	16Mx16(2)	PU 5K	PD 15K	PD 15K	PU 5K	PD 10K	PU 45K
		32Mx16(6)	PU 5K	PD 15K	PD 35K	PU 5K	PD 10K	PU 45K

Component	Manufacturer	Compal PN	Compal X76 PN
DDR2 VRAM (16M*16)	Hynix	SA000012G30	X7611338L01
	Qimonda	SA00001YF10	X7611338L02
	Samsung	SA00001KH10	X7611338L03
DDR2 VRAM (32M*16)	Hynix	SA00000FF30	X7611338L04
	Qimonda	SA00000S820	X7611338L05
	Samsung	SA00001VX10	X7611338L06





Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-4211P	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401557	1
Date: Saturday, June 06, 2009				Sheet	19 of 53




DDR2 BGA MEMORY




DDR2 BGA MEMORY





FSC	FSB	FSA	CPU	SRC	PCI	REF	DOT_96	USB
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz	MHz	MHz	MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1	Reserved					



SA000020K00 (Silego : SLG8SP556VTR)
SA000020H00 (ICS : ICS9LPRS387AKLFT)



For ITP_EN, 0 =SRC8/SRC8#; 1 = ITP/ITP#
For PCI4_SEL, 0 = Pin24/25 : DOT96 / DOT96#
Pin28/29 : LCDCLK / LCDCLK#
1 = Pin24/25 : SRC_0 / SRC_0#
Pin28/29 : 27M/27M_SS



SRC PORT LIST

PORT	DEVICE
SRC0	MCH_DREFCLK
SRC2	MCH_3GPLL
SRC3	PCIE_EXP#
SRC4	
SRC6	PCIE_WLAN
SRC7	PCIE_WLAN1
SRC8	
SRC9	PCIE_LAN
SRC10	PCIE_ICH
SRC11	PCIE_SATA

SATA_CLKREQ#	R315	2	1	10K_0402_5%
EXP_CLKREQ#	R296	2	1	10K_0402_5%
MCH_CLKREQ#	R256	2	1	10K_0402_5%
CLKREQ_LAN#	R304	2	1	10K_0402_5%
WLAN_CLKREQ#	R372	2	1	10K_0402_5%

REQ PORT LIST


PORT	DEVICE
REQ_3#	PCIE_EXP#
REQ_4#	
REQ_6#	PCIE_WLAN
REQ_7#	PCIE_WLAN1
REQ_9#	PCIE_LAN
REQ_10#	
REQ_11#	PCIE_SATA
REQ_A#	MCH_3GPLL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	SCHEMATIC, M/B LA-4211P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401557
				Date	Saturday, June 06, 2009
				Sheet	22 of 53




Security Classification	Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-4211P	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND TECHNICAL SUPPORT AUTHORIZED BY COMPAL ELECTRONICS, INC. THE INFORMATION ON THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number 401557
Date: September, 1999 No. 7000				Sheet 99 of 63


LCD POWER CIRCUIT




LCD/PANEL BD. Conn.



INVERTER Conn.



LCD/PANEL BD. Conn.




Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev I
				401557	
				Date: Saturday, June 06, 2009	Sheet 24 of 53

Compal Electronics, Inc.



SCHEMATIC, M/B LA-4211P

CRT Connector

Place closed to chipset





Place closed to chipset






PIN ASSIGMENT

D - SUB	FUNCTION
9	+CRT_VCC
1	RED
6	GND
2	GREEN
7, 5	GND
3	BLUE
8	GND
14	VSYNC
10	GND
13	HSYNC
11	SENSE
12	SM_DAT
15	SM_CLK
4	PIN4

Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, M/B LA-4211P
Date: Saturday, June 06, 2009		Sheet 25 of 53		Rev 1




Place closely pin D4





Pull high?


A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*


Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*





XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIe port config bit 1






AUDIO CODEC

0308_Change R294 and R295 from 0 ohm to bead, C363 from 10uF to 680pF, C365 and C368 from 0.1uF to 680p


CODEC POWER

(3.33V)
250mW







Speaker Amplifier


1nd = TPA6017 (SA601720010)
2nd = APA2031 (SA00001RZ00)



GAIN0	GAIN1	
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB






INT MIC





Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401557
Date: Saturday, June 06, 2009				Sheet 31 of 53

Mini-Express Card for 3G Or TV Tuner

Mini-Express Card for WLAN




Mini-Express Card(Slot 1-WLAN)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/10/15	Deciphered Date	2008/10/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		401557	Rev I
Date		Saturday, June 06, 2009		Sheet	32 of 53



Layout Notice : Filter place as close chip as possible.






Layout Notice : Place as close chip as possible.



Layout Notice : 1.2V filter. Place as close chip as possible.






(CLKREQ#) and (ENERGY_DET) are only supported in BCM5787M




Notice : 4.7u 6.3V capacitor Thickness 1.25mm

Layout Notice : Filter place as close chip as possible.


Layout Notice : Place as close chip as possible.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/10/15				Deciphered Date			
2007/10/15				2008/10/15				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				SCHEMATIC, M/B LA-4211P			
401557				Rev				I			
Date				Saturday, June 06, 2009				Sheet			
33				of				53			




Change C468,C470,C473,C474,C475,C476 from 0.01uF to 0.1uF




RJ45 CONN






Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2007/10/15		Deciphered Date		2008/10/15		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, M/B LA-4211P					
								Document Number		401557		Rev	
								Date:		Saturday, June 06, 2009		Sheet 34 of 53	










	Normal
XTEST	0
CR1_CD0N	X
CR1_CD1N	X



Card Reader power circuit





MDIO PIN Name	SD Card PIN Name	MMC Card PIN Name	MS Card PIN Name	XD Card PIN Name
MDI000	SD_DATA0	MMC_DATA0	MS_DATA0	XD_DATA0
MDI001	SD_DATA1	MMC_DATA1	MS_DATA1	XD_DATA1
MDI002	SD_DATA2	MMC_DATA2	MS_DATA2	XD_DATA2
MDI003	SD_DATA3	MMC_DATA3	MS_DATA3	XD_DATA3
MDI004	SD_CMD	MMC_CMD	MS_BS	XD_WE#
MDI005	SDCLK1	MMCCLK	MSCCLK	XD_CE#
MDI006	SD_WP#	MMC_WP#		XD_WP#
MDI007				XD_CLE
MDI008		MMC_DATA4	MS_DATA4	XD_DATA4
MDI009		MMC_DATA5	MS_DATA5	XD_DATA5
MDI010		MMC_DATA6	MS_DATA6	XD_DATA6
MDI011		MMC_DATA7	MS_DATA7	XD_DATA7
MDI012				XD_RE#
MDI013				XD_R/B#
MDI014				XD_ALE


Cardreader contactor not support MMC & MS
Bit 4~7

Security Classification	Compal Secret Data			Compal Electronics, Inc. SCHEMATIC, M/B LA-4211P		
Issued Date	2006/08/04	Deciphered Date	2006/10/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401557	Rev 1
				Date:	Saturday, June 06, 2009	Sheet 36 of 53


INT_KBD Conn.





To TP/B Conn.



EC DEBUG PORT





FOR LPC SIO DEBUG PORT










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	SCHEMATIC, M/B LA-4211P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	401557
				Date	Saturday, June 06, 2009
				Sheet	37 of 53


FOR EC 8M SPI ROM



LED






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401557
				Date	Saturday, June 06, 2009
				Sheet	38 of 53






SATA HDD Conn.

SATA ODD Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	SCHEMATIC, M/B LA-4211P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev I	Document Number	401557
				Date:	Saturday, June 06, 2009	Sheet 39 of 53





Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC, M/B LA-4211P	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	401557
				Doc Name	
				Date	Saturday, June 06, 2009
				Sheet	40 of 53

Power Button


ON/OFF switch



Lid Switch




Switch Board Conn.




8 mil










Audio Jack




Headphone




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401557
				Rev 1
				Date: Saturday, June 06, 2009
				Sheet 41 of 53




for EMI




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATIC, M/B LA-4211P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401557
				Date	Saturday, June 06, 2009
				Sheet	42 of 53





LIFT USB CONN. 1




LIFT USB CONN. 2




Kill Switch



RIGHT USB CONN. 3





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2007/8/18	Title	SCHEMATIC, M/B LA-4211P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401557
				Date:	Saturday, June 06, 2009
				Sheet	43 of 53



Vin Detector			
	Min.	typ.	Max
High	18.135	17.566	17.011
Low	14.866	14.355	14.063

ACIN			
	Min.	typ.	Max
H-->L	13.843V	14.247V	14.636V
L-->H	14.936V	15.381V	15.814V





BATT ONLY			
	Min.	typ.	Max
H-->L	6.138V	6.214V	6.359V
L-->H	7.196V	7.349V	7.505V




SP093MX0000

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/06/22				2008/06/22			
Deciphered Date				2008/06/22				2008/06/22			
Title				SCHEMATIC, M/B LA-4211P				Document Number			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401557				Rev 1			
Date: Saturday, June 06, 2009				Sheet 44 of 53							




PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/6/22	Deciphered Date	2008/6/22	Title	SCHEMATIC, M/B LA-4211P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu	Document Number	401557
				Rev	1	
				Date:	Saturday, June 06, 2009	Sheet 45 of 53



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2006/08/04				2006/10/06				SCHEMATIC, M/B LA-4211P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				Rev			
Date: Saturday, June 06, 2009				Sheet 46 of 53				401557			



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2007/6/22		Deciphered Date		2008/6/22		Title	
								SCHEMATIC, M/B LA-4211P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						401557		I	
Date: Saturday, June 06, 2009						Sheet 50 of 53			

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
10/12		P48	Add PR185, PR186	Reserve for debug use.
10/12		P49	Delete PC110	Because HW reserve enough CAP.
10/17		P49	Add PU11, PC136, PC141, PC142, PC139, PC110, PR187, PR188, PR189	Because need separate +VCCP and +VGA_CORE
10/17		P49	Change PR58 from 2.7k_0402_1% to 2.8k_0402_1% PR59 from 3.24k_0402_1% to 3k_0402_1%.	HW request change VGA_CORE from 1.1V to 1.16V

CONFIDENTIAL

Security Classification		Compal Secret Data		Title	
Issued Date		2005/06/01	Deciphered Date	2006/06/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc.	
				SCHEMATIC, M/B LA-4211P	
				Size	Document Number
				401557	Rev
					I
Date:				Saturday, June 06, 2009	Sheet 52 of 53

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
1	12/10	P29	C615 change to R615 and BOM Structure change to PM@	Fix DIS Audio issue
2	12/10	P20、 P21	R104 & R154 BOM Structure change to PM@	Reduce cost
3	12/10	P16	R86、 R645、 R646、 R650、 R651、 R652 & R653 BOM Structure change to PM@	Reduce cost
4	12/10	P29	R614 change from 10K to 45.3ohm R615 change from 12K to 54.9ohm	Fix UMA Audio issue
5	12/10	P08	R79 change from 33 to 10ohm R80、 R81、 R82 & R85 change from 0 to 22 ohm	Fix UMA Audio issue
6	12/10	P30	The C783 links to GND	Fix Internal MIC issue
7	12/10	P41	Add L45 & L46 MBC1608121YZF Bead	Fix F/B issue
8	01/02	P11	Change C126 package	
9	01/02	P28	Add R704 to connect VGATE to M_PWROK	Modify power sequence
10	01/02	P16	Add R699 to connect +VGASENSE	
11	01/02	P16	Remove U3.P1	
12	01/02	P16	Add R700 to connect GND	
13	02/15	P08	Change R147 from 511 ohm 1% to 499 ohm 1%	
14	02/15	P23	Change D4 location	
15	02/15	P23	Add D25 & D26 for ESD	
16	02/15	P25	Add D27、 D28 & D29 for ESD	
17	02/15	P29	Add R713 connect to 1.5V	
18	05/08	P05	Add R726 1k ohm & C808 0.1uF to fix issue.	
19	05/08	P16	Remove R48 for EMI request.	
20	05/08	P23	Remove HDMI function.	
21	05/08	P27	Change R554 from 0 ohm to 33 ohm for EMI request.	
22	05/08	P28	Add R566 10 ohm & C733 10pF for EMI request.	
23	05/08	P30	Add R327 47 ohm & C458 33pF for EMI request.	
24	05/08	P35	Change C501 & C514 from 15pF to 12pF	
25	05/08	P37	Add D31 (PJDLC05_S0T23-3) for ESD request.	
26	05/08	P41	Add C494、 C522、 C564 & C568 220pF for EMI request	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title

SCHEMATIC, M/B LA-4211P

Size B

Document Number

401557

Rev I

Date: Saturday, June 06, 2009

Sheet 53 of 53