

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH

2010-08-16

REV : SB

DY :None Installed
UMA:UMA platform installed
OPS:Optimus

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number


LA470


Rev

SB

Date: Tuesday, September 07, 2010


Sheet 1 of 103









SSID = CPU

http://hobi-elektronika.net




Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistorpower (~15 mW) may be
wasted.



SSID = CPU





http://hobi-elektronika.net



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)
Size A3	Document Number	Rev	
LA470		SB	
Date:	Tuesday, September 07, 2010	Sheet	6 of 103




SSID = CPU

http://hobi-elektronika.net

PROCESSOR CORE POWER

53A



VCC_CORE

SANDY

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
V35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
V35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

CORE SUPPLY

SVID

VIDALERT#
VIDSLK
VIDSOUT

AJ29 H_CPU_SVIDALRT#
AJ30 H_CPU_SVIDCLK R
AJ28 H_CPU_SVIDDAT R

R803 1
R805 1
R806 1

43R2J-GP
DR2J-2-GP
DR2J-2-GP

VR_SVID_ALERT# 42
H_CPU_SVIDCLK 42
H_CPU_SVIDDAT 42

SB_0819

SENSE LINES

VCC_SENSE
VSS_SENSE

AJ35
AJ34


VCCIO_SENSE
VSSIO_SENSE

B10
A10

VCCIO_SENSE 45
VSSIO_SENSE 45

VCC_CORE

R801, R802 need to close to CPU



R801
100R2F-L1-GP-U

R802
100R2F-L1-GP-U

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC CORE)

Size

Custom

LA470

Rev

SB

Date: Tuesday, September 07, 2010


Sheet 8 of 103

SANDY
62.10055.421
2ND = 62.10040.771

SSID = CPU

<http://hobi-elektronika.net>

Close to CPU





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC GFXCORE)	
Size	Document Number	Rev		SB
A3	LA470			
Date:	Tuesday, September 07, 2010	Sheet	9	of 103

SSID = CPU

<http://hobi-elektronika.net>



<Core Design>

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CPU (VSS)					
Size	Document Number				Rev
A3	LA470				SB
Date:	Tuesday, September 07, 2010				Sheet 10 of 103

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
XDP			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 11 of 103

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	12	of 103

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	13	of 103

<http://hobi-elektronika.net>



<http://hobi-elektronika.net>




Title			
DDR3-SODIMM2			
Size	Document Number	Rev	
Custom	LA470	S	
Date:	Tuesday, September 07, 2010	Sheet 15 of	103

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR3-SODIMM2			
Size A4	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010		Sheet 16 of 103


<Core Design>



Place near PCH













SSID = PCH



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



USB Table

Pair	Device
0	X
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGE
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

4 DMI_RXN[3:0]   

4 DMI_RXP[3:0]   





4 DMI_TXN[3:0]   

4 DMI_TXP[3:0]   






FDI_TXN[7:0]	4
FDI_TXP[7:0]	4

Deep S4/S5 **Not** Supported

	DMI_RXN0	>>>	_____
4	DMI_RXN1	>>>	_____
8	DMI_RXN2	>>>	_____
C	DMI_RXN3	>>>	_____
4	DMI_RXP0	>>>	_____
8	DMI_RXP1	>>>	_____
C	DMI_RXP2	>>>	_____
	DMI_RXP3	>>>	_____
4	DMI_TXN0	<<<	_____
8	DMI_TXN1	<<<	_____
C	DMI_TXN2	<<<	_____
	DMI_TXN3	<<<	_____
4	DMI_TXP0	<<<	_____
8	DMI_TXP1	<<<	_____
C	DMI_TXP2	<<<	_____
	DMI_TXP3	<<<	_____



PCH1C		Cougar Point	DMT	System Power Management
	DMI0RXN			
	DMI1RXN			
	DMI2RXN			
	DMI3RXN			
	DMI0RXP			
	DMI1RXP			
	DMI2RXP			
	DMI3RXP			
	DMI0TXN			
	DMI1TXN			
	DMI2TXN			
	DMI3TXN			
	DMI0TXP			
	DMI1TXP			
	DMI2TXP			
	DMI3TXP			
	DMI_ZCOMP			
	DMI_IRCOMP			
	DMI2RBIAS			
C	SUSACK#			
C	SYS_RESET#			
	SYS_PWROK			
	PWROK			
	APWROK			
	DRAMPWROK			
	RSMRST#			
	SUSWARN#	SUSPWDNAC		
C	PWRBTN#			
	ACPRESENT/GPIO31			
	BATLOW#/GPIO72			
	R#			
	COUGAR-GP-U2-NF			




For platforms not supporting Deep S4/S5


- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram illustrates the connection of the DSWODVREN signal to the RTC_AUX_S5 pin. A red line representing DSWODVREN is connected to a blue line representing RTC_AUX_S5. The connection is made through two resistors, R1917 and R1918, which are connected in series. The resistors are labeled 330KR2J-1-GP. A ground symbol is shown at the bottom right.




<http://hobi-elektronika.net>














20100625 V1.2




GPI027 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



20100705



Note:
For PCH debug with XDP, need to NO STUFF R2218



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY




PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)


<Core Design

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (GPIO/CPU)			
Size A3	Document Number		Rev
	LA470		S1
Date:	Tuesday, September 07, 2010	Sheet 22 of	103

<http://hobi-elektronika.net>





<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER2)

Size

	Document Number
--	-----------------

LA470

Rev



Date _____

LA470
e: Tuesday, September 07, 2010

Sheet 24 of 103

SSID = PCH

http://hobi-elektronika.net



(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 26 of 103





SSID = Thermal

Thermal sensor


<http://hobi-elektronika.net>

Close to PCH on top side.





between CPU, VGA and DIMM on bottom side

T8




CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit




pin6, ALERT# OD
pin7, SYS_SHDN# OD



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
THERMAL SENSOR SMSC EMC2103			
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet 28	of 103



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio AMP			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	30	of 103



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RTS5159 (CARD READER)			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 32 of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	33	of 103


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	34	of 103



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 35 of 103



SSID = Reset.Suspend

Run Power




<Core Design>

緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wn Rd., Hsinchu,
Taipex Hsin 221, Taiwan, R.O.C.

Title Power Plane Enable
Size A2 Document Number LA470
Date Tuesday, September 01, 2010 Sheet 36 of 103


Close to CPU

S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM

S3 Power Reduction Circuit SM_DRAMPWROK




5

S3 Power Reduction X01 20091111




Close to CPU

S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU

S3 Power Reduction Circuit SM_DRAMPWROK




<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ADAPTER	
Size	Document Number	Rev		SB
A3	LA470			
Date:	Tuesday, September 07, 2010	Sheet	37	of 103



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsh Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		DCIN JACK	
Size	Document Number	LA470	Rev SB
Date: Tuesday, September 07, 2010		Sheet 38	of 103



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsh Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		BATT_CONN	
Size	Document Number	LA470	Rev SB
Date: Tuesday, September 07, 2010		Sheet 39	of 103

AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			

NEAR

20100518 WAYNE

STOP_CHG# connects to KBC

20100518 WAYNE

74.24745.073

AC_IN to KBC

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Charger BQ24745




Size Document Number LA470 Rev SB


Date: Tuesday, September 07, 2010 Sheet 40 of 103

SSID = PWR.Plane.Regulator_5v3p3v










<Core Design>


緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DC/DC CPU CORE3_NCP6131			
Size	Document Number	LA470	Rev SB
Date:	Tuesday, September 07, 2010	Sheet 44 of	103



$$V_{out}=0.704V \cdot (R1+R2) / R2$$


<Core Design>

TPS51218 for 1D5V



$$V_{out} = 0.704V * (R1 + R2) / R2$$

RT9026 for 0D75V_S3




I_{omax}=1.2A
OCP>1.8A

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
TPS51128_1D5V & RT9026PFP-GP_0D75V

Size	Document Number	Rev
		SB
Date: Tuesday, September 07, 2010	Sheet 46 of 103	



<Core Design>

RT8208A for VCCSA





<Core Design>



SSID = VIDEO

http://hobi-elektronika.net


LVDS CONNECTOR




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO






<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size A3	Document Number		Rev
	LA470		SB
Date	Tuesday, September 07, 2010		Sheet 49 of 103



CRT DDCDATA & DDCCLK level shift Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift



CRT RGB



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRT Connector	
Size A4	Document Number LA470
Date: Tuesday, September 07, 2010	Rev SB
Sheet 50	of 103

SSID = VIDEO


HDMI CONNECTOR

<http://hobi-elektronika.net>


HDMI CONN

HDMI Passive Level Shifter

Close to HDMI Connector






SB_0830



SB_0825

HDMI DDC Passive Level Shifter



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SB
Size			LA470
Date			1 Tuesday, September 07, 2010
Document Number			51 of 103
Sheet			Rev

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
eDP			
Size A3	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010		
		Sheet 52 of	103
		1	

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	53	of 103

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	54	of 103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number

LA470

Rev
SB


Date: Tuesday, September 07, 2010

Sheet 55 of 103


SSID = SATA

http://hobi-elektronika.net

SATA HDD Connector




ODD Connector



SUPPORT ZERO SATA ODD



SATA Zero Power ODD




<Core Design>

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	56 of 103

USB Power







INTERNAL STEREO SPEAKERS



LAN Connector

FOR CO-LAY GIGA Lan Transformer



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45 / Transformer

Size
A3

Document Number

LA470

Rev
SB


Date: Tuesday, September 07, 2010

Sheet 59 of 103


```
SSID = Flash.ROM
```

<http://hobi-elektronika.net>

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size

Document Number

LA470

A3

Document Number: LA47

SE


Rev

REV
SE


SSID = USB

http://hobi-elektronika.net

IO Board USB Power



Sub-USB Board Power



(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Port			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 62 of	103

A




Sheet 64 of 103

SSID = Wireless

<http://hobi-elektronika.net>

Mini Card Connector(802.11a/b/g/n)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
MINICARD(WLAN)/ITP CONN		
Size	Document Number	Rev
A3	LA470	SB
Date:	Tuesday, September 07, 2010	Sheet 65 of 103

SSID = Wireless



http://hobi-elektronika.net

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			WWAN Connector
Size	Document Number	Rev	SB
A3	LA470		
Date:	Tuesday, September 07, 2010	Sheet	66 of 103

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet 67	of	103



Power button LED




LED Bord CONN.



Power button LED(White)




POWER LED



CHARGER LED




WIRELESS_LED



TP_LED



VGA_LED



CHARGER LED ORG



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wn Rd., Hsinchu,
Taipai Hsien 221, Taiwan, R.O.C.


File
Size
A2
Document Number
LA470
Date
Tuesday, September 01, 2009
Sheet
66
of
108
Rev
SB

SSID = KBC

http://hobi-elektronika.net

SSID = Touch.Pad

Internal KeyBoard Connector




20100705

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8


<< KROW[0..7] 27
>> KCOL[0..15] 27



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
Key Board/Touch Pad			SB
Size A3	Document Number	LA470	
Date: Tuesday, September 07, 2010	Sheet 69	of 103	



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 70 of 103



<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet 71 of	103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 72 of	103

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 73 of	103

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD Reader CONN			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 74 of 103

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 75 of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	76	of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	77	of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	78	of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	80	of 103

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	81	of 103

IO Board CONN 80 pin


<http://hobi-elektronika.net>

USB1








Mars:
Exchange ODD and ESATA differential pair each other.



USB Board CONN.





I/O Board CONN.








HDMI Interface







AC tolerance +/- 50mV < 100MHz



FBCLK Termination	R8504-R8507
N12P	Sutff 162 ohm 64.16205.GIL
N12M	Sutff 243 ohm 64.24305.GIL





P-State	PWRCTRL_0	PWRCTRL_1	VGA_CORE_PWR
PS E-F12	0	0	0.95V
RS	1	0	0.90V
PD (B0C)	0	1	0.95V
PD (C03D)	1	1	1.00V

P-State	N12P-GE	N12P-GV1	N12M-GE	N12P-GV
WTFED Boot Voltage	0.95V	0.90V	0.95V	TBD


TABLE VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
ROM_SI	72.52G63.00U	72.42164.C0U	72.51G63.C0U	72.41164.H0U
PD	72.52G63.A0U	72.42164.D0U		
R8627	34.8Kohm	45.3Kohm	15Kohm	20Kohm
	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL


LOGIC

TABLE NVIDIA

	N12P-GE	N12P-GV1	N12M-GE
DEV ID:	0x0DF5	0x0DF7	0x0A7A
DEV ID:	0101	1010	1010
STRAP2	PD R8635 30Kohm	PD R8635 45Kohm	PU R8634 15Kohm
	64.30025.6DL	64.45325.6DL	64.15025.6DL




FB CMD mapping Mode D-N12x






VIDEO FRAME BUFFER PORT A

<Core Design>

緯創資通		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VRAM CHANNEL-A			
Size A2	Document Number LA470		Rev S8
Date: Tuesday, September 07, 2010		Sheet 88 of	103





FB CMD mapping Mode D-N12x




VIDEO FRAME BUFFER PORT A

<Core Design>

緯創資通 Wistron Corporation	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title VRAM CHANNEL-A	
Size A2	Document Number LA470
Date: Tuesday, September 07, 2010	Sheet 09 of 103






DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VIDEO FRAME BUFFER PORT C

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title		VRAM CHANNEL-C	
Size A2	Document Number LA470	Rev SB	
Date:	Tuesday, September 07, 2010	Sheet	90 of 103



VIDEO FRAME BUFFER PORT C

<Core Design>


緯創資通		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title		VRAM CHANNEL-C	
Size A2	Document Number LA470	Rev SB	
Date:	Tuesday, September 07, 2010	Sheet 91 of 103	

<http://hobi-elektronika.net>




Title	DC/DC_VGA CORE_RT8208A		
Size	Document Number	LA47	Rev SB
Date:	Tuesday, September 07, 2010	Sheet 92 of	103

+3VS to 3.3V_DELAY Transfer



1D5V_VGA_S0



(Blanking)

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 95 of	103


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TOUCH PANEL			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	96	of 103


CPU Plate




VGA Std-Off




Structure boss




MiniPCI Std-Off



Check test point



Test Point放在Dimm Door打開可量測處



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 97	of 103

(Blanking)


<Core Design>

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
Change History					
Size A4	Document Number LA470		Rev SB		
Date:	Tuesday, September 07, 2010	Sheet 98 of	103		

Intel-Power Up Sequence

(AC mode)


red word: KBC GPIO





<http://hobi-elektronika.net>


(DC mode)

red word: KBC GPIO





KBC SMBus Block Diagram





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

(Blanking)

<Core Design>

緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
Change History					
Size A4	Document Number LA470		Rev SB		
Date:	Tuesday, September 07, 2010	Sheet 103 of	103		