

888Z4.5 / LA-1302 Mother Board Rev : 0.5 for Layout

Intel (Northwood) with Intel 845M+ICH3

SHEET

TITLE

1	Cover Page
2	Block Diagram
3, 4	Northwood CPU / Fan / Thermal
5	CPU Decoupling
6, 7, 8	North Bridge Intel 845MP
9, 10, 11	DDR-SODIMM
12	Clock Generator
13, 14, 15	VGA ATI M7C/ Penal interface
16, 17	VGA DDR SGRAM/ CRT & TVOUT CONNECTOR
18, 19, 20	South Bridge ICH3M
21	Card Bus Controller / Card Bus Socket
22	IEEE1394 VT6306 / PHY
23	LAN Controller RTL8100BL
24	Audio DJ OZ163
25	AC97 Codec ALC201
26	Audio EQ TAS3002
27	AMP & Audio Jack
28	HDD/CDROM
29	LPC EC PC87591
30	BIOS & I/O Port
31	Printer/USB Port/TP
32	Dot Matrix LCD/FIR/Reset/PS
33	DC/DC Interface
34	Mimi-PCI & Docking
35	SIO VT1211
36	SD CONTROLLER/SOCKET/UNSED GATES
37	5V/3V/12V
38	CHARGER
39	CPU CORE
40	DETECTOR
41	DDR/Connector
42	Notes & PIR List

stencil not open:

J1
U24
PJP2
PJP4
C715
C716
PC155
C72
C94

Compal Electronics, Inc.

Title

SCHEMATIC, M/BLA-1302


Size
BDocument Number
401216Rev
1B

Date: Wednesday, May 29, 2002


Sheet 1 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

+CPU_CORE +1.2VS
Intel
Northwood Micro-FCPGA
page 3, 4, 5



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Place close to CPU, Use 2-3 vias per PAD.
Place .22uF caps underneath balls on solder side.
Place 10uF caps on the peripheral near balls.
Use 2-3 vias per PAD.

Three schematic diagrams of power planes for CPU_CORE, +CPU_CORE, and -CPU_CORE. Each diagram shows a horizontal signal line with four capacitors connected to a common ground plane. The capacitors are labeled with their values: 10UF, 6.3V, 1206_X7R.

- CPU_CORE:** Capacitors C102, C379, C350, C340, and C421 are connected to the signal line and ground.
- +CPU_CORE:** Capacitors C363, C339, C352, C368, and C397 are connected to the signal line and ground.
- CPU_CORE:** Capacitors C404, C331, C380, and C428 are connected to the signal line and ground.

Three schematic diagrams showing the decoupling capacitor network for the CPU_CORE, +CPU_CORE, and -CPU_CORE. Each network consists of a series of capacitors connected to ground. The CPU_CORE network includes capacitors C387, C150, C408, C56, and C305. The +CPU_CORE network includes capacitors C67, C334, C383, C372, and C393. The -CPU_CORE network includes capacitors C61, C112, C80, and C97. All capacitors are 10uF, 6.3V, 1206_X7R.

The diagram shows four identical circuit components labeled PAD1, PAD3, PAD5, and PAD7. Each component consists of a black rectangular block connected to a white rectangular block. The connection is labeled with a '1' and '@PAD-2.5X3'. The white block is then connected to a ground symbol (a triangle with a horizontal line).

Figure 1 displays the locations of 28 fiducial markers on the dorsal surface of the head, arranged in a grid. The markers are labeled as follows:

Row	Column 1	Column 2	Column 3	Column 4	Column 5	Column 6
1	CF23	CF10	CF11	CF5	CF7	CF15
2	CF20	CF6	CF21	CF13	CF12	CF18
3	CF3	CF19	CF25	CF24	CF28	CF27
4	CF1	CF4	CF8	CF2	CF9	CF17

The markers are arranged in a grid, with the top row containing markers F03, F02, F01, F04, F06, and F05. The bottom row contains markers CF1, CF4, CF8, CF2, CF9, and CF17. The markers are arranged in a grid, with the top row containing markers F03, F02, F01, F04, F06, and F05. The bottom row contains markers CF1, CF4, CF8, CF2, CF9, and CF17.

Place close to CPU power and ground pin as possible (<1inch)

+CPU_CORE

C73 220uF_D2_4V_25m

C126 @220uF_D2_4V_25m

C72 @220uF_D2_4V_25m

C60 @220uF_D2_4V_25m

C94 @220uF_D2_4V_25m

+CPU_CORE

C715 4SP560M

C342 220uF_D2_4V_25m

C364 220uF_D2_4V_25m

C716 4SP560M

C390 @220uF_D2_4V_25m

+CPU_CORE

C79 22uF_X7R

C95 22uF_X7R

C100 22uF_X7R

C105 22uF_X7R

C78 22uF_X7R

C96 22uF_X7R

C103 22uF_X7R

C111 22uF_X7R


C113 22uF_X7R

C99 22uF_X7R




Title
SCHEMATIC, M/B LA-1302

Size	Document Number 401216	Rev 1B
------	----------------------------------	-----------



Date: Wednesday, May 29, 2002 Sheet 5 of 45




Layout note : Processor system bus
Distribute as close as possible
to MCH Processor Quadrant.(between VTTFSB and VSS pin)







Layout note : AGP/CORE
Distribute as close as possible
to MCH Processor Quadrant.(between VCCAGP/VCCCORE
and VSS pin)



Layout note : Hub-Link
Distribute as close as possible
to MCH Processor Quadrant.(between VCCHL and VSS pin)



Layout note : DDR Memory interface
Distribute as close as possible
to MCH Processor Quadrant.(between VCCSM and VSS pin)







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


<i>Compal Electronics, Inc.</i>			
Title			
SCHEMATIC, M/B LA-1302			
Size	Document Number		Rev
	401216		1B
Date:	Wednesday, May 29, 2002	Sheet	8 of 45

Layout note

Place these resistor
closely DIMM0,
all trace length<750mil




DIMM0
top side



Compal Electronics, Inc.			
SCHEMATIC, M/BLA-1302			
Size	Document Number	Rev	
	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	9 of 45


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
SCHEMATIC, M/B LA-1302			
Size	Document Number	Rev	
	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	10 of 45

Layout note :
Distribute as close as possible
to DDR-SODIMM.



Layout note :
Place one cap close to every 2 pull up resistors termination to
+1.25V




Compal Electronics, Inc.

SCHEMATIC, M/B LA-1302


Size	Document Number	Rev
	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 11 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SEL1	SEL0	Function
0	0	66Mhz Host CLK
0	1	100Mhz Host CLK
1	0	200Mhz Host CLK
1	1	133Mhz Host CLK




Note:
CPU_CLK[2:0] needs to be running in C3, C4.






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
SCHEMATIC, M/BLA-1302			
Size	Document Number	Rev	
	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	12 of 45






MEMORY INTERFACE




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.			
Title SCHEMATIC, M/B LA-1302			
Size	Document Number	Rev	
	401216	1B	
Custom	Date	Wednesday, May 29, 2002	Sheet 14 of 45



CRT Connector






TV-Out Connector



Compal Electronics, Inc.			
SCHEMATIC, M/B LA-1302			
Size B	Document Number	Rev	
	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	17 of 45


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Compal Electronics, Inc.			
Title			
SCHEMATIC, M/B LA-1302			
Size	Document Number		Rev
	401216		1B
Date:	Wednesday, May 29, 2002	Sheet	20 of 45




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





LAN Realtek RTL8100

PMOS , Rdson = 0.19@Vgs=2.5V






LAN CONTROLLER RTL8100BL

AD0	45	AD0
AD1	44	AD1
AD2	42	AD2
AD3	41	AD3
AD4	38	AD4
AD5	37	AD5
AD6	36	AD6
AD7	33	AD7
AD8	30	AD8
AD9	29	AD9
AD10	28	AD10
AD11	27	AD11
AD12	26	AD12
AD13	25	AD13
AD14	24	AD14
AD15	23	AD15
AD16	10	AD16
AD17	9	AD17
AD18	8	AD18
AD19	5	AD19
AD20	4	AD20
AD21	3	AD21
AD22	1	AD22
AD23	100	AD23
AD24	35	AD24
AD25	32	AD25
AD26	31	AD26
AD27	30	AD27
AD28	29	AD28
AD29	28	AD29
AD30	27	AD30
AD31	26	AD31

CBEI0	32	CBEI0
CBEI1	31	CBEI1
CBEI2	29	CBEI2
CBEI3	28	CBEI3
FRAME4	12	FRAME4
IRDYB	13	IRDYB
TRDYB	14	TRDYB
DEVSELB	15	DEVSELB
STOPB	16	STOPB
PERRB	17	PERRB
SERRB	18	SERRB
PAR	20	PAR
REQB	21	REQB
GNTB	22	GNTB
IOSEL	23	IOSEL
INTAB	24	INTAB
RSTB	25	RSTB

CLK_PCL_LAN	83	CLK_PCL_LAN
CLK_PCL_LAN	84	CLK_PCL_LAN
CLK_PCL_LAN	85	CLK_PCL_LAN
CLK_PCL_LAN	86	CLK_PCL_LAN
CLK_PCL_LAN	87	CLK_PCL_LAN
CLK_PCL_LAN	88	CLK_PCL_LAN
CLK_PCL_LAN	89	CLK_PCL_LAN
CLK_PCL_LAN	90	CLK_PCL_LAN
CLK_PCL_LAN	91	CLK_PCL_LAN
CLK_PCL_LAN	92	CLK_PCL_LAN
CLK_PCL_LAN	93	CLK_PCL_LAN
CLK_PCL_LAN	94	CLK_PCL_LAN
CLK_PCL_LAN	95	CLK_PCL_LAN
CLK_PCL_LAN	96	CLK_PCL_LAN
CLK_PCL_LAN	97	CLK_PCL_LAN
CLK_PCL_LAN	98	CLK_PCL_LAN
CLK_PCL_LAN	99	CLK_PCL_LAN



R02 PIR8



R02 PIR8



Compal Electronics, Inc.	
Title	SCHEMATIC, M/B LA-1302


Size	Document Number	Rev
401216		1B

Date	Wednesday, May 29, 2002	Sheet	23	of	45
------	-------------------------	-------	----	----	----


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC., AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

To TAS3002 EQ and 0Z163 DJ

Audio DJ OZ163



AC97 Codec



Refer to below figure for upper three resistor placement

R02 PIR4		
R413	R419	FREQ. SEL
X	X	24.576MHZ
ON	X	14.318MHZ
X	ON	48MHZ

Zin 4.5 MB solder side view


Digital area

Analog area

R557

R558

R556




Compal Electronics, Inc.

SCHEMATIC, M/B LA-1302

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Size B	Document Number 401216	Rev 1B
Date:	Wednesday, May 29, 2002	Sheet 26 of 45





AMP & Audio Jack



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
SCHEMATIC, M/B LA-1302			
Size B	Document Number 401216		Rev 1B
Date:	Wednesday, May 29, 2002	Sheet	27 of 45

HDD/CD-ROM Module



Compal Electronics, Inc.

Title		
SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev
	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 28 of 45






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

I/O Address		
BADDR1-6	Index	Data
0 0	2E	2F
0 1	4E	4F
1 0	(HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1	
1 1	Reserved	

R82 R429, 433 MOUNTED, R428 NOT

R03 PIR 17



(ENV1)	KBA1	2	10K_0402
(BADDR0)	KBA2	2	10K_0402
(BADDR1)	KBA3	2	10K_0402
(SHBM)	KBA5	2	10K_0402











Compal Electronics, Inc.		
SCHEMATIC, M/BLA-1302		
Size B	Document Number 401216	Rev 1B
Date: Wednesday, May 29, 2002	Sheet 29	of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.








INT_KBD CONN.



NS RECOMMEND






BIOS & I/O Port







Printer Port/USB

Bluetooth Connector



Parallel Port







Compal Electronics, Inc.





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIVE STAR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DC/DC Interface & RTC



R02
PIR12




+2.5V tolerance +- 200 mV



3VS and 5VS are separated control to achieve maximum power sequence flexibility



R299 can be eliminated ?




120mil	+3VALWPO	2	JOPEN5	1	+	3VALW (5A)
120mil	+2.5VALWPO	2	JOPEN6	1	+	2.5VALW (3A)
40mil	+12VALWPO	2	JOPEN4	1	+	12VALW (50MA)
120mil	+5VALWPO	2	JOPEN8	1	+	5VALW (5A)
120mil	+1.8VALWPO	2	JOPEN2	1	+	1.8VALW (2A)
120mil	+1.5VP	2	JOPEN3	1	+	1.5VS (2A)
120mil	+1.25VP	2	JOPEN7	1	+	1.25VS (3A)
	+1.2VP	2	JOPEN1	1	+	1.2VS (300MA)

Compal Electronics, Inc.			
SCHEMATIC, M/B LA-1302			
Size B	Document Number	Rev	
	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	33 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Mini-PCI Slot



Compal Electronics, Inc.


Title	SCHEMATIC, M/B LA-1302
-------	------------------------

R&D	Size B	Document Number 401216	Rev 1
-----	-----------	----------------------------------	----------

Date:	Wednesday, May 29, 2002	Sheet	34	of	45
-------	-------------------------	-------	----	----	----


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

SUPER I/O SMC FDC47N227





PROPRIETARY NOTE THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title			
SCHEMATIC, M/B LA-1302			
Size	Document Number	Rev	
B	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	35 of 45



CPU thermal protection at 89 degree C (1.301K Ohms)
Recovery at 44 degree C (5.084K Ohms)




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title		SCHEMATIC, M/BLA-1302	
Size	Document Number	Rev	
B	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	37 of 45

Charger

75W * 10% = 67.5W = 19V * 3.55A
Air : 50W/19V*0.025*20=1.3V <--- THROTTLE




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

SCHEMATIC, M/B LA-1302

Size B	Document Number 401216	Rev 1B
Date: Wednesday, May 29, 2002	Sheet 38	of 45

CPU-CORE






	GMUXSEL	CPUSTP#	DPRSLPVR	VCORE'	Offset	VCORE
PM	1	1	0	1.30V	0%	1.30V
PM D-S	1	0	0		4.62%	1.239V
BM	0	1	0	1.20V	2.0%	1.176V
BM D-S	0	0	0		4.62%	1.144V
Deeper	X	0	1	1.0V	0%	1.0V

```
A1 CPU Silicon set D5off =1.2V
PR83=13.3K,PR84=39.2K  <-----Must fine-tune
A2 CPU Silicon set D5off =1.0V
PR83=21.5K,PR84=30.9K

For A1,A2 CPU Silicon stepping
PQ19 is nopop, PR61=0, PR62=13K and PR65 is nopop
For B0 CPU Silicon stepping
PQ19 is pop, PR61=9.31K, PR62=12.7K and PR65=30.1K
```

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.			
Title			
SCHEMATIC, M/B LA-1302			
Size B	Document Number 401216		Rev 11
Date:	Wednesday, May 29, 2002	Sheet	39 of 45



15.34	15.90	16.48
13.13	13.71	14.20

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

AL R&D E	Title			
	SCHEMATIC, M/B LA-1302			
	Size B	Document Number 401216		Rev 1B
	Date:	Wednesday, May 29, 2002	Sheet	40 of 45



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title	SCHEMATIC, M/B LA-1302	
Size	Document Number	Rev
	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 42 of 45

Voltage Rails

Power Plane	Description	S1	S3	S5	FUNCTION	RELATED POWER NET NAME
VIN	Adapter power supply (19V)	N/A	N/A	N/A	Pullhigh,Switch,DOCKING,VL,AC IN.	VIN1
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A	Pullhigh,Switch,B1+,PWR MB3878,PWR MAX1718.	B++,B1+,CPU_B1+,CPU_B2+
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF	Pullhigh,Switch,NB,CPU.	
+2.5VALW	2.5V always on power rail	ON	ON	ON*	Pullhigh,Switch,NB,DDR SODIMM.	LANVDD
+2.5V	2.5V power rail	ON	ON	OFF	Pullhigh,Switch,NB,DDR SODIMM.	
+2.5VS	2.5V switched power rail	ON	OFF	OFF	Pullhigh,Switch,NB,CLK Buffer,SB,LANVDD.	+VCCCHK,+VCCMCK,+VCCMDLL,+2.5VRGBPLL,+2.5VRGBDAC,+2.5VSBRAM +SB_PLLVDD
+3VALW	3.3V always on power rail	ON	ON	ON*	Pullhigh,Switch,PCMCIA Switch,LAN,CMOS,KBD CTRL, SMBus,BIOS,BlueTooth, USB	+3VCD(+3VCD_A), LANIO, +3.3VAUX
+3V	3.3V power rail	ON	ON	OFF	Pullhigh,Switch,SB,PCMCIA CTRL,CMOS,PANEL.	LCDVDD,+3V_CB
+3VS	3.3V switched power rail	ON	OFF	OFF	Pullhigh,DJ,Switch,LOGIC,KBD,SIO,LAN,1394,	VDDC,+3VS_MINIPCI,LCDVDD(LCDVDD_1),TV_DVDD,LVDS_PLLVCC(LVDS_VCC)
+5VALW	5V always on power rail	ON	ON	ON*	Pullhigh,Docking,DJ,Switch,BT,LOGIC,AVDD(Audio),Thermal,FAN.	+5VCD(+5VCD_1,+5VCD_2),AVDD(AVDD_AC97),S1_VCC,+5VAMP,INV_B+
+5V	5V power rail	ON	ON	OFF	Pullhigh,Switch.	
+5VS	5V switched power rail	ON	OFF	OFF	Pullhigh,Docking,MiniPCI,+5VALW, USB,T/P,LPT,DJ,HDD,TV,CRT,Inverter,Switch,VID.	+5VFAN1,+5VFAN2,CRTVDD,+5V_PRN,+5VS_MINIPCI,USB_AS(USB_A), USB_BS(USB_B),TV_VDD,TV_AVDD
+12VALW	12V always on power rail	ON	ON	ON*	PC CARD,Pullhigh,Switch,MOS	
+12VS	12V switched power rail	ON	OFF	OFF	Switch,Power MOS.	
+RTCVCC	RTC power	ON	ON	ON	RTC Power.	
+1.25VS	1.25V switched power rail	ON	OFF	OFF	Pullhigh,DDR termination.	1.25VP
+1.2VS	1.2V switched power rail	ON	OFF	OFF	CPU	1.2VP,+H_VCCA,+HVCCIOPLL

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
LAN	AD17	3	PIRQB
CardBus	AD20	2	PIRQA
Mini-PCI	AD18	4	PIRQD
Mini-PCI LAN	AD22	1	PIRQC
IEEE-1394 Controller	AD16	0	PIRQA
AGP VGA			PIRQA

VGA LCD PANEL ID LIST

EC SM Bus1 address

Device		Device	
Smart Battery	0001 011X b	AD1032	1001 100X b
EEPROM	1010 000X b	OZ163	0011 0100 b
		Docking	0011 011X b
		EQ TAS3002	0110 011X b

EC SM Bus2 address

ICH3-M SM Bus address

Device	
SODIMM	1010 000X b
Clock Gen	1101 001x b

P.S:Default Resistor & Capacitor's package are 0603.
Default 8P4R package is 0402.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION . THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev	
	401216	1B	
Date:	Wednesday, May 29, 2002	Sheet	43 of 45

PAGE 4	PIR1	CHANGE THERMAL SENSOR FROM MAX6654 TO ADM1032	DEL U11, R78, R86; ADD U56, R519
PAGE 5	PIR2	COST DOWN CPU CAPS	DEL C110, C377 ADD DIP 560UF_4V_14m C715, C716; C72, C97, C126 NOT ON
PAGE 6	PIR3	REMOVE AGP_BUS PULLUPS	RP111, RP11, RP12, RP15 NOT ON
PAGE 12			CHANGE R284, R285 FROM 33 OHM TO 10 OHM
PAGE 24	PIR4	AUDIO CODEC CHANGED FROM ALC201 TO ALC202	ADD R286 10_0402; U41, C592, C615, C593, R459, R458, C621, R433, R417, C598, R449, R444 NOT ON; CHANGE R450, R444 TO 0_0402, ADD R522, R523 0_0402
PAGE 13	PIR5	EMI REQUEST TO PULL HIGH ON MK1709	ADD R385 0_0402, RESERVE R405, C585, C584, Y4; ADD 20K_0402 R525, R528 33K_0402 R526, R527; ADD R413 0_0402, R524 10K_0402, Q75 PDTA114EK
PAGE 15	PIR7	DECREASE THE NOISE ON VDDRH	ADD A .1UF_0402 CAP C719
PAGE 23	PIR8	REMOVE LAN CHASIS GROUND PER EMI'S REQUEST	DEL C243
PAGE 27	PIR10	MOVE SPKR CAPS TO AUDIO BOARD FOR COST DOWN	C692, C711 NOT ON, ADD 0_0805 R531, R532
PAGE 26	PIR11	FOR AUDIO NOISE, ISOLATE LEFT_EQ , GET_EQ , CHANGE C237'S GND TO AGND	RESERVE R529, R530
PAGE 33	PIR12	+3V, +2.5V RISES AS AC_IN, USE 2N7002 AS INVERTER INSTEAD OF 7414	ADD Q75, R532
PAGE 27	PIR13	COST DOWN, USE 74AHC125 TO REPLACED 7SH32	ADD U57, DEL U56, U50
PAGE 25	PIR14	RESERVE A JUMPER FOR AGND TO DGND	
PAGE 27	PIR15	DECREASE EARPHONE'S VOLUME	ADD R541, 542, 543, 544
PAGE 28	PIR16	Add bead for CD ROM analog grounding option	Del C237 , add L50 , change bead connection from Analog to Digital ground
PAGE 29	PIR17	Add capacitor to filter out noise on AVBATT_TEMP to prevent shut_down bug	Add C736 1uF capacitor
PAGE 5	PIR18	EMI team agree to delete all EMI clip Still reserve four clip for backup	Del EMI clip PAD2,4,6,8
PAGE 36	PIR19	Add JAE SD/MMC socket as 2nd source	Add JP29
PAGE 36	PIR20	1.Chang R121 from 499 1% 0402 Resistor to 33K 5% 0402 resistor 2.Add R568 to prevent SDLED signal directly short with Ground while write protect tag enabled.	Change R121 Add R568 3.3K , 5% , 0402
PAGE 13	PIR21	Some additional RC on SPECTRUM IC was requested by EMI to reduce interference .	Add R547 -> 10 Ohm , R546 -> 10 Ohm , R555 -> 10 Ohm , C720 -> 22p , C721 -> 22p

Compal Electronics, Inc.			
Title		SCHEMATIC, M/B LA-1302	
Size B	Document Number 401216	Rev 1B	
Date:	Wednesday, May 29, 2002	Sheet	44 of 45

Version change list (P.I.R. List)

Power section

Page 1 of 1

Item	Reason for change	PG#	Modify List	B.Ver#
1	For thermal teem request that thermal setting point changed from 96 to 90 degree C.	37	PR20 changed from 1.74k into 2k_1%_0603(SD014200101) PR24 changed from 21k into 19.1k_1%_0603(SD014191209)	B test BOM
2	+2.5VALWP is always power plane	41	PQ41,PQ42,PR128 should not be POP	B test BOM
3	For cost down issue	37	PC28,PC29 should not be POP PC155 should be POP (CB5600NM000)	B test BOM
4	Prevent PU4 leakage lock pre-charge circuit	38	PU4 pin14 changed from PACIN into ACON	B gerber
5				
6				

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
SCHEMATIC, M/B LA-1302		
Size	Document Number	Rev
Custom	401216	1B
Date:	Wednesday, May 29, 2002	Sheet 45 of 45