

Schematics Page Index (Title / Revision / Change Date)

Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Index Page	1.0	2008/03/20	40	NB9M(PCIE TX) 2/9	1.0	2008/03/20
02	Block Diagram(System)	1.0	2008/03/20	41	NB9M (PCIE RX&STRAP) 3/9	1.0	2008/03/20
03	CLOCK GEN	1.0	2008/03/20	42	NB9M (GDDR) 4/9	1.0	2008/03/20
04	CPU HOST 1/3	1.0	2008/03/20	43	NB9M (CRT) 5/9	1.0	2008/03/20
05	CPU THERMAL 2/3	1.0	2008/03/20	44	NB9M (LVDS) 6/9	1.0	2008/03/20
06	CPU POWER 3/3	1.0	2008/03/20	45	NB9M (XTAL/GPIO) 7/9	1.0	2008/03/20
07	Eaglelake HOST/PCI-E 1/7	1.0	2008/03/20	46	NB9M(CRYSTAL&SSIC) 8/9	1.0	2008/03/20
08	Eaglelake VGA/MISC 2/7	1.0	2008/03/20	47	NB9M (GROUND) 9/9	1.0	2008/03/20
09	Eaglelake DDRII CH A 3/7	1.0	2008/03/20	48	VRAM(GDDR)	1.0	2008/03/20
10	Eaglelake DDRII CH B 4/7	1.0	2008/03/20	49	VRAM(BYPASS)	1.0	2008/03/20
11	Eaglelake POWER 5/7	1.0	2008/03/20	50	SDVO TO LVDS	1.0	2008/03/20
12	Eaglelake POWER 6/7	1.0	2008/03/20	51	LVDS-Inverter	1.0	2008/03/20
13	Eaglelake GND 7/7	1.0	2008/03/20	52	CRT	1.0	2008/03/20
14	DDRII(CHA DIMM0) 1/2	1.0	2008/03/20	53	AUDIO Block Diagram(All)	1.0	2008/03/20
15	DDRII(CHB DIMM1) 2/2	1.0	2008/03/20	54	AUDIO(CODEC & POWER)	1.0	2008/03/20
16	DDRII Termination	1.0	2008/03/20	55	AUDIO(HP)	1.0	2008/03/20
17	ICH10 (PCIE/USB/PCI) 1/5	1.0	2008/03/20	56	AUDIO(SPK AMP)	1.0	2008/03/20
18	ICH10 (HOST/SATA) 2/5	1.0	2008/03/20	57	AUDIO(EXT MIC & LINE IN)	1.0	2008/03/20
19	ICH10 (PM/LAN/HDA) 3/5	1.0	2008/03/20	58	AUDIO (MUTE)	1.0	2008/03/20
20	ICH10 (Power) 4/5	1.0	2008/03/20	59	AUDIO(EQ)	1.0	2008/03/20
21	ICH10 (Ground) 5/5	1.0	2008/03/20	60	Power Block Diagram	1.0	2008/03/20
22	Flash ROM& Debug	1.0	2008/03/20	61	DCIN	1.0	2008/03/20
23	Power Sequence 1/2	1.0	2008/03/20	62	SYSPWR(+3V/+5V)	1.0	2008/03/20
24	Power Sequence 2/2	1.0	2008/03/20	63	DDR2PWR(+1 8V/+0 9V)	1.0	2008/03/20
25	INTEL GLAN Boazman	1.0	2008/03/20	64	SYSPWR(+1 1V/+1 5V)	1.0	2008/03/20
26	PCIE WLAN	1.0	2008/03/20	65	VGAPWR	1.0	2008/03/20
27	TV-TUNER	1.0	2008/03/20	66	VHCORE (1) ---ISL6334A	1.0	2008/03/20
28	PCI BUS (Bridge) 1/2	1.0	2008/03/20	67	VHCORE (2) ---ISL6208	1.0	2008/03/20
29	PCI BUS(MS/SD/iLink) 2/2	1.0	2008/03/20	68	HDD PWR(+12V)	1.0	2008/03/20
30	SATA HDD /SATA ODD	1.0	2008/03/20	69	SYSPWR(+1 2V)	1.0	2008/06/14
31	USB Port	1.0	2008/03/20	70	OVP Protect	1.0	2008/03/20
32	CIR&BT	1.0	2008/03/20	71	Others PWR Plane	1.0	2008/03/20
33	CAMERA	1.0	2008/03/20	72	Corwin spring(3_3/1_1V_CL)	1.0	2008/03/20
34	FELICA	1.0	2008/03/20	73	Hole & BOSS	1.0	2008/03/20
35	Thermal & BL	1.0	2008/03/20	74	Revision History(1)	1.0	2008/03/20
36	FAN	1.0	2008/03/20	75	Revision History(2)	1.0	2008/03/20
37	LED	1.0	2008/03/20	76	Revision History(3)	1.0	2008/03/20
38	DB CONN(PSwitch)	1.0	2008/03/20	77	Revision History(4)	1.0	2008/03/20
39	NB9M (PCI-E) 1/9	1.0	2008/03/20	78	Revision History(5)	1.0	2008/04/02


Project Code & Schematics Subject: M810 Main Board






PCB P/N 1P-0086J00-6010

P. Leader	Check by	Design by

FOXCONN			HON HAI Precision Ind. Co., Ltd.	
Index Page			CCPBG - R&D Division	
Title	Document Number			Rev
Size	AIO-C Mother Board MP			1.1
Date	Tuesday, July 15, 2008			Sheet 1 of 80


M810 Block Diagram







VHCORE(0.85V-1.45V,VCC_BOOT=1.1V):
Wolfdale--max 75A
Yorkfied--max 125A

PVT:06/04:Change +1_1VRUN to
+1_2VRUN by Intel's suggestion.







DVT:03/01:connect U3
pin AC30,
AD30,AE30,AF30 to GND

PVT:06/11:Back up CRT function:
when use CRT,stuff R144 R145
R146 R147 and NC R1489 R1488
R1487 R1481 in L sku;use the
default setting in H sku.

DVT:04/12: add option resistor
for H SKU and L SKU


PVT:06/02:Del R144 R145 R146 and R147 for
cancel CRT;Change R1489 R1488 R1487 and
R1481 from NV to normal stuff.

Place close to MCH,
<500mil to MCH BALL

PVT:06/02:Del the
MCH_DDC_CLK&DATA port for
cancel CRT.

DVT:04/14: Mount R160 for
corwin spring.

12/23:Change R165~ R169



Place VGA RGB resistors close to MCH,
<250mils to MCH BALLS


DualX8_Enable:
Ux8 PEG port Bifurcation:
U=2x8 PCIe Ports Enable
U=1x16 PCIe Port Enable
TCEN:
Pulldown: Enable TCEN
Float: Disable TCEN
ITPM_ENB:
Pulldown: Enable TPM
Float: Disable TPM

SDVO_CTRLDATA	L	SDVO DISABLED (DEFAULT INTERNAL PD)
SDVO_CTRLDATA	H	SDVO CARD PRESENT/PEG DISABLED


12/21:Add R153 R154

12/07:Change R148 R149
from 30 Ohm to 33 Ohm
Change R147 from 255 to 1K

EVT2:01/22:Change R157 R158 from 10Kohm to 0ohm




DVT:03/23: for corwin
spring:change from
+1_1VRUN to +1_1V_CL





12/23:Change R162 R163 R164


DVT:02/20:change
R171 from 475
ohm to 464 ohm

- MCH_CL_REF:
- 1.MCH_CL_REF=0.35V;
 - 2.Trace width/Spacing: 4mil(min)/10mil(min.) for main route;
 - 3.Breakout area: width>5mils, L<300mils;
 4. 0.1 uF cap placed as close as possible to MCH_CL_REF pin.











12/07:Placed on the VCCSM side of the resistor not the GMCH side







MCH_DDR_VREF Layout Note:
1 Trace width/Spcing: 10 mils (Min.)/10mils(Min.)
2 Breakout area Trace width/Spcing: 5 mils (Min.)/5mils(Min.) for maximum of 300 mils ;
3 0.1 uF cap placed as close as possible to the MCH SMVREF pin.







1.8V per DIMM=4.06A



12/15:Change C110~C117


DVT:04/06:Add C1436 and C1446 for simulation.

DVT:03/26:Delete the GAP PJ26



03/11
Reserved,need to
Open to support
corwin spring

DVT:03/23: For corwin spring




For corwin spring








DDR2 SDRAM SO-DIMM (200P)

4 mm

DIMM_0

SMBus Address: A0H(W)/A1H(R)







DVT:03/26:Delete the R1762&R1763

FOXCONN		HON HAI Precision Ind. Co., Ltd.	
Title		CCPBG - R&D Division	
Size		Document Number	
Date		AIO-C Mother Board MP	
Sheet		Rev 1.1	
Tuesday, July 15, 2008		15 of 80	

12/15:Change these caps




12/21:Change RP1 RP5 RP9 RP6 RP10 RP7 RP11 RP4 RP8 RP12





DVT:03/13:Change 43 ohm resistor from _F to _J

01/06:Delete RP8;Add RP52 RP53



12/05:Change PR1 PR5 PR6 PR9 PR10 from 56 Ohm to 33 Ohm
Change PR2 fom 56 Ohm to 43 Ohm *4R
Change PR13 from 56 Ohm to 43 Ohm *2R
Change R198 from 56 Ohm to 330hm




12/05:Change PR4 PR7 PR8 PR11 PR12 from 56 Ohm to 33 Ohm
Change PR3 fom 56 Ohm to 43 Ohm *4R
Change PR14 from 56 Ohm to 43 Ohm *2R
Change R199 from 56 Ohm to 33 Ohm



```
EVT2:0205: Reserve pull up for
HW_POP_MUTE_ICH

EVT2:0205: add pull up for GPIO49
```

Layout note: place these Cap close to ICH10 ball.



DVT:02/20:Remove BL_OFF#
DVT:04/18:Change GPIO27 to BT_ON



```

:04/18:Remove WLAN_EN# to GPIO11
58 HW_POP_MUTE
26 BT
DVT:04/20:Add R1553.
4 CPU GT REF

```

```
PVT:06/06:Add CPU_GTLREF_CTRL2 for adding
GTLREF voltage control circuit
```


PVT:06/04:Add Q172 R1657 and NC R1521 for 3/5VRUN leakage.



Project name	SYS ID3	SYS ID2	SYS ID1	SYS ID0
M810	0	0	0	0
M820	0	0	1	0
M830	0	0	0	1
M840	0	0	1	1


Model name	H	M	L
SYS ID5	0	0	1
SYS ID4	1	1	0


Panel Type	P1	P2	P3	P4
PANEL ID0	0	0	1	1
PANEL ID1	0	1	0	1





12/27: Add R1534 R1535

DVT:03/05:NV R1281,R1337
for M810 H;
CA R1284,R1336 for M810 L










DVT:04/14:Change R275,R276 from 1K to 0_0J

12/14:change netname from VR_ON to VRM_ON



Minimum 99ms DELAY , 130ms

DVT2:05/07: Change this circuit for SB_PWROK pulse issue.

DVT2:05/07: Change this circuit for SB_PWROK pulse issue.

DVT:03/27:Add this portion

DVT:03/27:Add this portion

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title INTEL GLAN Boazman			
Size A3	Document Number		Rev 1.1
AIO-C Mother Board MP			
Date:	Tuesday, July 15, 2008	Sheet 25 of 80	


HALF MINI CARD CONNECTOR

DVT:04/19:Pull up CLKREQ# follow AIO-B.


```
2007/12/19:reserve
for clock SI measure
(refer to M630/M640
rise/fall slew fail issue)
```

Mini Card Spec
Max Power Consumption < 2.5W
+3V_EMINI_AUX (757mA)

EVT2;01/31:Delete R1451




DVT:02/21:Remove
R948,connect CN33
pin40 to GND




```
PVT:05/28:Change the SW circuit
for the SW function inverse
```

DVT:04/18:Change this circuit back to EVT2


Mini-PCIE TUNER connector



DVT:04/16:Change U21 from 12-R5C8330-0000 to 12-R5C833T-0000



DVT:04/02:Change C318,C324 from 10PF to 22PF.
PVT:06/11:Change C324 from 22p to 27p follow vendor's test.




01/11:Delete TP477 for layout

Add test point




U21A
IEEE1394/SD
R5C833-TQFP128Q
null

- MDIO17(MMC/SD/MS)(x)D
- MDIO16(MMC/SD/MS)(x)D
- MDIO15(MMC/SD/MS)(x)D
- MDIO14(MMC/SD/MS)(x)D
- MDIO13(SD/MMC/MS)(x)D
- MDIO12(SD/MMC/MS)(x)D
- MDIO11(SD/MMC/MS)(x)D
- MDIO10(SD/MMC/MS)(x)D
- MDIO05(SD/MMC/MS)(x)D
- MDIO08(SD/MMC/MS)(x)D
- MDIO19(MMC/SD/MS)(x)D
- MDIO18(MMC/SD/MS)(x)D
- MDIO02(MMC/SD/MS)(x)D
- MDIO03
- MDIO00
- MDIO01
- MDIO09(SD/MMC/MS)(x)D
- MDIO04
- MDIO06
- MDIO07




AS CLOSE AS POSSIBLE TO R5C833

PVT:06/17:Change R425 R426 R429 and R430 from 56.2ohm to 54.9 ohm.




AS CLOSE AS POSSIBLE TO R5C833

3W rule




DVT:02/20:NC C337 for MOR requirement

DVT:03/27:Change the MEDIA_LED to MEDIA_LED#



DVT:04/14:Add R1490 and R1491 same as AIO-A/B


MS/SD POWER



MS BS

AS CLOSE AS POSSIBLE TO R5C833



Place caps close to SD socket.



SD CONN.

DVT:04/16:Add C338 for EMI's request. Please place C338 near CN20 pin3 and pin4


12/24: Change U23 from BD2056 to TI 2056.




MS STD/DUO CONN.

DVT:04/22:Change C1277 to 15pF and stuff it for EVT2 over shoot.


SATA HDD CONN




HDD




SATA ODD CONN




Rear side USB





Onboard side USB




USB CONN X3






BLUE TOOTH




CIR




EVT2:02.01:change the CN47 and change the CIR circuit

CAMERA




Felica Connector




EVT2:01/28:Add this circuit for +5VSUS_R not discharge

DVT:03/27>Delete the +5VSUS_R discharge circuit


CPU FAN1



CPU FAN2



Chassis Fan(REERVED)




12/28 (PAGE20) :change D32.D33.D34


DVT:05/10:Add pull down resistor R1845 to avoid floating and BT/WLAN LED behavior error when no BlueTooth module




DDR LED



Power BTN. Conn.





DVT:03/19:Change CN21 HH P/N





DVT_0423_VGA:
Change 90ohm from 85ohm

PCIE : 90ohm +/- 10%



PEG_TXP0	0402_X5R	2	NV 0.1U 16V M C770	PEG_RXP_C0
PEG_TXN0	0402_X5R	2	NV 0.1U 16V M C771	PEG_RXN_C0
PEG_TXP1	0402_X5R	2	NV 0.1U 16V M C772	PEG_RXP_C1
PEG_TXN1	0402_X5R	2	NV 0.1U 16V M C773	PEG_RXN_C1
PEG_TXP2	0402_X5R	2	NV 0.1U 16V M C774	PEG_RXP_C2
PEG_TXN2	0402_X5R	2	NV 0.1U 16V M C776	PEG_RXN_C2
PEG_TXP3	0402_X5R	2	NV 0.1U 16V M C778	PEG_RXP_C3
PEG_TXN3	0402_X5R	2	NV 0.1U 16V M C779	PEG_RXN_C3
PEG_TXP4	0402_X5R	2	NV 0.1U 16V M C781	PEG_RXP_C4
PEG_TXN4	0402_X5R	2	NV 0.1U 16V M C783	PEG_RXN_C4
PEG_TXP5	0402_X5R	2	NV 0.1U 16V M C784	PEG_RXP_C5
PEG_TXN5	0402_X5R	2	NV 0.1U 16V M C786	PEG_RXN_C5
PEG_TXP6	0402_X5R	2	NV 0.1U 16V M C788	PEG_RXP_C6
PEG_TXN6	0402_X5R	2	NV 0.1U 16V M C790	PEG_RXN_C6
PEG_TXP7	0402_X5R	2	NV 0.1U 16V M C792	PEG_RXP_C7
PEG_TXN7	0402_X5R	2	NV 0.1U 16V M C793	PEG_RXN_C7
PEG_TXP8	0402_X5R	2	NV 0.1U 16V M C794	PEG_RXP_C8
PEG_TXN8	0402_X5R	2	NV 0.1U 16V M C795	PEG_RXN_C8
PEG_TXP9	0402_X5R	2	NV 0.1U 16V M C796	PEG_RXP_C9
PEG_TXN9	0402_X5R	2	NV 0.1U 16V M C797	PEG_RXN_C9
PEG_TXP10	0402_X5R	2	NV 0.1U 16V M C798	PEG_RXP_C10
PEG_TXN10	0402_X5R	2	NV 0.1U 16V M C799	PEG_RXN_C10
PEG_TXP11	0402_X5R	2	NV 0.1U 16V M C800	PEG_RXP_C11
PEG_TXN11	0402_X5R	2	NV 0.1U 16V M C801	PEG_RXN_C11
PEG_TXP12	0402_X5R	2	NV 0.1U 16V M C802	PEG_RXP_C12
PEG_TXN12	0402_X5R	2	NV 0.1U 16V M C803	PEG_RXN_C12
PEG_TXP13	0402_X5R	2	NV 0.1U 16V M C804	PEG_RXP_C13
PEG_TXN13	0402_X5R	2	NV 0.1U 16V M C805	PEG_RXN_C13
PEG_TXP14	0402_X5R	2	NV 0.1U 16V M C810	PEG_RXP_C14
PEG_TXN14	0402_X5R	2	NV 0.1U 16V M C811	PEG_RXN_C14
PEG_TXP15	0402_X5R	2	NV 0.1U 16V M C812	PEG_RXP_C15
PEG_TXN15	0402_X5R	2	NV 0.1U 16V M C813	PEG_RXN_C15




These CAP close to NB

select SDVOB
these Cap.(c775 c777 c780 c782 c785 c787
c789 c791 need to place back to back with
PCIE-Tx AC cap, C827 C828 need to
place back to back with PCIE-Rx AC cap)


SDVO : 90ohm +/- 10%

PEG_TXP0	0402_X5R	2	CA 0.1U 16V M C775	SDVOB_RED+	SDVOB_RED+	50
PEG_TXN0	0402_X5R	2	CA 0.1U 16V M C777	SDVOB_RED-	SDVOB_RED-	50
PEG_TXP1	0402_X5R	2	CA 0.1U 16V M C780	SDVOB_GREEN+	SDVOB_GREEN+	50
PEG_TXN1	0402_X5R	2	CA 0.1U 16V M C782	SDVOB_GREEN-	SDVOB_GREEN-	50
PEG_TXP2	0402_X5R	2	CA 0.1U 16V M C785	SDVOB_BLUE+	SDVOB_BLUE+	50
PEG_TXN2	0402_X5R	2	CA 0.1U 16V M C787	SDVOB_BLUE-	SDVOB_BLUE-	50
PEG_TXP3	0402_X5R	2	CA 0.1U 16V M C789	SDVOB_CLK+	SDVOB_CLK+	50
PEG_TXN3	0402_X5R	2	CA 0.1U 16V M C791	SDVOB_CLK-	SDVOB_CLK-	50
7,41 PEG_RXN2	0402_X5R	2	CA 0.1U 16V M C827	STALL-	STALL-	50
7,41 PEG_RXP2	0402_X5R	2	CA 0.1U 16V M C828	STALL+	STALL+	50



DVT_0423_VGA:
Change 90ohm from 85ohm

PCIE : 90ohm +/- 10%



XCLK_277
390 (Reserved)
1 (27M Hz)

NB9X TVMODE[2:0]
000

SUB_VENDOR
0 (No vedio BIOS ROM) ROM_SI (XXXX)
1 (BIOS ROM is present)

SLOT_CLK_CFG
0 (GPU and MCH not share a common reference clk) ROM_SO (1000)
1 (GPU and MCH share a common reference clk)

PEX_PLL_EN_TERM ROM_SCLK (0000)
0 (Disable)
1 (Enable)


USER[3:0] STRAP0 (1000)
1000

NB9X 3GIO_PADCFG[3:0] STRAP1 (0001)
0001

NB9X PCI_DEVID[4:0]
NB9P-GS X1001 STRAP2 (1001)
NB9M-GS X1001

0100 64-bit Reserved
0101 32Mx32 GDDR3 - 136 ball - monolithic 64-bit Qimonda
0110 32Mx32 GDDR3 - 136 ball - monolithic 64-bit Hynix
0111 32Mx32 GDDR3 - 136 ball - monolithic 64-bit Samsung

0000 64-bit Reserved
0001 16Mx32 GDDR3 - 136 ball 64-bit Qimonda
0010 16Mx32 GDDR3 - 136 ball 64-bit Hynix
0011 16Mx32 GDDR3 - 136 ball 64-bit Samsung



Logical Strap bit Mapping

Resister values	Pull-up to VDD	Pull-down to GND
5KΩ	1000	0000
10KΩ	1001	0001
15KΩ	1010	0010
20KΩ	1011	0011
25KΩ	1100	0100
30KΩ	1101	0101
35KΩ	1110	0110
45KΩ	1111	0111

Strap Options


Physical Strapping pin	Power Rail	Logical Strapping pin3	Logical Strapping pin2	Logical Strapping pin1	Logical Strapping pin0
ROM_SI	+3VRUN	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	+3VRUN	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	+3VRUN	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
STRAP0	+3VRUN	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VRUN	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VRUN	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]

0101
1000
0000
1xxx
0000
06E9: 1001




Refer to <GB1 Family Design Guide DG-03276-001_v01_secured>

FOXCONN HON HAI PRECISION IND. CO., LTD. CPBG - R&D Division		
Title NB9M (PCIE RX&STRAP) 3/9		
Size A3	Document Number AIO-C Mother Board MP	Rev 1.1
Date: Tuesday, July 15, 2008	Sheet 41	of 80



NV FAEsuggested:
delete GPU side
FB_VREF
peripheral circuit.



DVT_0422_VGA:
for RF solution



+3VRUN






DACA_HSYNC
DACA_VSYNC
DACA_RED
DACA_GREEN
DACA_BLUE

AD2 NV DACA_HSYNC
AD1 NV DACA_VSYNC
AE2 NV DACA_RED
AE3 NV DACA_GREEN
AD3 NV DACA_BLUE

50 ohm Trace


NV_DACA_HSYNC 52
NV_DACA_VSYNC 52
NV_DACA_RED 52
NV_DACA_GREEN 52
NV_DACA_BLUE 52

37.5 ohm Trace



DACC_HSYNC
DACC_VSYNC
DACC_RED
DACC_GREEN
DACC_BLUE






U6
U4
X5
X4
R4




DACB_CSYNC
DACB_RED
DACB_GREEN
DACB_BLUE

D6
F7
R7
R6



LVDS: 100ohm +/- 10%







GPIO	I/O	Internal pull low	GPIO TABLE	Active	USE GPIO
GPIO0	n/a		general purpose	n/a	NO
GPIO1	I		HPD-C	-	NO
GPIO2	O		LCD0_BL_PWM	Active High	YES
GPIO3	O		LCD0_VDD	Active high	YES
GPIO4	O		LCD0_BL_EN	Active High	YES
GPIO5	O		GPU_VID0	-	NO
GPIO6	O		GPU_VID1	-	NO
GPIO7	O		GPU_VID2/MEM_VID	-	NO
GPIO8	I/O		OVERT	Active Low	YES
GPIO9	I/O		FAN_PWM/ALERT	Active Low	no
GPIO10	O		MEM_VREF		no
	-	-	-	-	-


External pull-ups and pull-downs, when needed, must be 5-10Kohm







Recommended Power sequencing order

The ramp time for any rail must be more than 40 us
 $NVVDD \leq VDD(3.3V + 0.5V)$
 $FBVDDQ \leq VDD(3.3V + 0.5V)$








close to NB

confirm NB had use 150_F Ohm pull down to GND




1224
change head value of CRT_R*

close to NV GPU



DVT: 03/24: Change from NV_HSYNC&VSYNC to HSYNC&VSYNC




CONN ON MB

1220
page 40:.. add 22uF cap for NVVDD
page 49 :. add level shifter Q for 2.5V to 3.3V, change Y7 to a small size.
page 50:.. add 0_J for LCD 5V power, add 0_J for DC_OUT, NC U53 and R830 , stuff R836.

1225
change NV_NB9M-GS(GB1-64) source package from NB9M_GS_GB1_64 to NB9M_GS_GB1_64_B
page 45 add test pad for OVT_GFX#,

1228
page 50:add one 1206 CAP for future use.
page 40:change CAP46.
page 41: 2 resistors for strap0.
page 42: add tp for FBA_CS1#, connect GPU CMD27 to memory BA2.
page 46:.. add Recommended Power sequencing order

AIO-C Audio Block Diagram



2008.01.31

```
Pin45
When use ALC262D,Unmount C1085
When use ALC889S ,mount C1085
```

2008.02.01
Change this direction to reverse

33 DMIC_CLK

R1199 NC_22_J 1 2

R1200 22_J 1 2

4002

R1526 NC_10K_J 0402

R1527 NC_10K_J 0402

DMIC MISC3 ALC262D Use

DMIC MISC1 ALC889S Use

place C919 ,C351 near U24 pin25

Change C388 from 1C-2B30105-K001to
1C-2B30106-M100
2008.02.22
change C354 from 1C-2B30475-K100 to
1C-2B70475-K100
change C920 from 1C-2B20104-K100 to
1C-2Y20104-Y000

2008.03.28
DVT: Delete C1262, C1263 for
Headphone THD+N


2008.04.10
DVT: Change R987,R989 from
1R-0000000-J200 to 1R-0000102-J200
DVT: Add 4700pF to A_GND

DVT:4./29 Change C1452,C1453 from
1C-2B20472-K002 to 1C-2B20472-K001 for VDDQ
material prepared.

```

A_GND
PVT:05/28:Change this portion from NC to stuff

```


[illegible]

FOXCONN HON HAI PRECISION IND. CO., LTD.
CPBG - R&D Division

Size A3	Document Number AIO-C Mother Board MP	Rev 1.1
Date: Tuesday, July 15, 2008	Sheet 54 of 80	

2008.02.18

change R472,R471,R474,R475,R483,R481,R489,R486 from 5% to 1%



2008.02.22


change R1316,R1318 from 1R-0000682-J200 to 1R-0000682-F200

change R1320,R1321 from 1R-0000203-J200 to 1R-0000203-F200

change C1306 from 1C-2B20471-K000 to 1C-2B20471-K200

2008.04.03

DVT:change R1316,R1318 from 1R-0000682-F200 to 1R-0000332-F200 for FSIV




BLACK

2008.02.22


change C1300 from 1C-2B20471-K000 to 1C-2B20471-K200

2008.02.19

Change the precision of R480,R484,R478,R488 from 5% to 1% for MOR request



RED
EXTERNAL MIC



Change R1595 from 100 J to NC




Change R1598,R1615 from 1R-0000273-F200 to 1R-0000273-F200m
Change R1632,R1605 from 1R-0000103-F200 to 1R-0000103-F200m
Change C1349, C1350, C1364,C1365 from 1C-2B20683-F200 to 1C-2B20683-F200m


PVT:06/13:Change R1587 and R1603 from 1K to 51ohm and R1591 and R1608 from 100k to 5.1k for spk pop noise bug.



Change L78 from 1L-BBLM06P-G101 to 1L-BACMS16-0804








System over power protection set
AC_OFF_3# active at 110%


Total power 150W
PR18 =30K
PR25 =15K ==>165W





DVT:08/4/7 For 120W adapter


DVT:08/3/17 For 150W adapter

Control ACIN OCP protect











VGA PCIE POWER PEX_VDD = 1_1/2A

$$VO=0.8(R1+R2)/R2=1.106V$$



PVT: change +1_1VRUN net
to +1_2VRUN net






PVT: change
pc164,pc169,pc189
P/N from
1C-2B30104-K001 to
1C-2B30104-K000

08/01/22 Add PR161
and reserve PR154




08/01/22 Add PR169
and reserve PR162

08/01/22 Add PR197
and reserve PR170









08/02/01 Delete PL11, PJ25, PJ21.



DVT:03/22:change the holes which except H21&H22



PVT:06/05:Change the holes for ME's update.(from 3.6 to 4.0).
PVT:06/06:Change the holes back to DVT for ME's update.



EVT2:02.01:Add the boss location

01/25:update the holes.

P29: delete R1299.
change 1C-2Y20104-Y000 to 1C-2B20104-K301.
change 1C-XX60333-J300 to 1C-2Y20223-Y000 .
change BT 3V R to BT 3V.
change USB_PN7_L to USBP9N and change USB_PP7_L to USBP9P.

P29: change Oide Power to FELICA_PWR.
Add a 22u capacitor.
delete TP213.
delete +5VSUS and 0_J resistance.
change 1M-F6V00A5-F000 to 1M-F006A35-F000.
change CAM_5V to +5VSUS_R.

P56: Change +5VSUS to +5VALW.
Reserve PC93,PC127 for NB design guide requirement.

P62: Delete +3VSUS reserve circuit.

P32: Change the Hole size bypass ME request.

P22: change the +3VALW to +3VRUN.

P23: Change two new parts.
re-define the pin.

P40: delete r674. add 100uF CAP to NV_VDD, add PJ for 3,3VRUN to VDD33.

P41: add 1pcs for Strap.

P42: add 3pcs 10uF CAP for FBVDD/Q,add PJ for FBVDD/Q.

P44: delete C1197,C1196, C629.

P45: add 10K pull high for I2CH_SDA, pull high 10K for ROM_CS_N, 10K pull down foR I2CH_SCL. delete R1408 R1409.

2008/12/18

P21: change CN 40 to HS8102E.
Add TV_TUNER clk from NC,put down PCIF5.

P27: PAGE27 add a portion circuit.

2008/12/19

P21: change CN 40 to HS8102E,change U71 to EMC1103.

P05: NC R14022007/12/19:reserve for clock SI measure (refer to M630/M640 rise/fall slew fail issue).
Change +12VRUN to DC_OUT Add 100K resistor reserve +3VRUN.
change 17-MMBT390-4001 to17-DTC144E-UA00.
Vil = 0.0v [+/-0.3j] @intel wlanmodule spec change 17-DTC144E-UA00 to 17-2N70020-0000.
NC R1452 for intel modul spec:internal pull up.
delete reserved component for CN16 pin3.
change +5VRUN to+5VSUS_R.

P30: change +3VRUN to +3VRUN_PCI for VCC_RIN.
Add c302 0.01 uF cap.
NC C307 10 uF cap.

P31: NC this two cap.(4.7 uF) C1221 and C1222.

P24: change the usb conn for the MERD's requesst.

2008/12/20

P39: change Line in / headphone /mic connector.
mount F8 (3.5A fuse).

P25: Delete Q102 Q103 R899 R909 R907 R908 R1381 R1382 C1211;
Add R1257 R1258.

P26: Delete R1384 R1385 R1386 R1387 C941 C942.

P16: Add R1462 pull up SPI_CS1#,and NC it.

P15: Add R1461 pull low PCI_GNT#0;Connect ODD to Port1;
Connect Wirelan to Port1 TVtuner to Port2.

P29: Change CN16.

P06: Change R856 from 00hm to 1KOhm.

P05: Add test piont for H_GTLREF2 and H_GTLREF3;Delete H_GTLREF2 and H_GTLREF3 circuit;NC R1398 ADD R1477.

P08: NC R128.

P11: Add CAP47 CAP48.

P23: Change c226 c227 cap5.

P28: change SB_WAKE# to SB_WAKE#_R.

P29: change USBP9N to USBP9N_Rand change USBP9P USBP9P_R.

P29: Chang 1N-0010001-MWGO to 1N-0010000-M1G0.

P19: delete R1272,R1273.

P40: add 22uF cap for NVVDD.

P49: add level shifter Q for 2.5V to 3.3V, change Y7 to a small size.

P50: add 0_J for LCD 5V power, add 0_J for DC_OUT, NC U53 and R830 , stuff R836.

2008/12/21

P59: Change PR130 connected way.

P60: Change PR149,PR148,PR155,PR158,PR164,PR166 connected way.
Add PC172,PC173,PC174(10_25V) capacitor, And delete PCAP8.

P19: change c196 from 0.1u to 1u.
Connect R1458 to GND and NC it.

P05: Delete GTLREF voltage control cirfuit.
Change R70;Add R1480.

P10: Add R153 R154;Add R1481.

P14: Change RP1 RP5 RP9 RP6 RP10 RP7 RP11 RP4 RP8 RP12.

2008/12/22

P21: xchange ODD and INVERTER sensor channal for layput,and U70 from NC.

P16: Change R233 from 10K to 1K.

P11: Change L6 L8 CAP2 CAP3.

P13: Change CN1 CN2.

P29: Change 1L-FDLW31S-N900 to 1L-FWCM321-6F00.

P24: change the U_CN1 & U_CN2 location.
change new parts L17 L20 L21

2008/12/23

P16: Change R249 ;Change +1_5VRUN to 1D5V_PE_ICH;Add C1261 and NC it.

P10: Change R162~ R169.

P06: Change C36.

2008/12/24

P04: NC RP41,for disable TUNER CLK.

P19: add R1483.

P31: Change U23.

P15: Add Q117 R1482.

P17: Change CAP43 CAP44.

P25: Delete R916; Add L79 for EMC

P11: Stuff R188;NC R185.

P06: NC R115;Change R113.

P35: CAP28 CAP32 change from 33u_25v to 10u_10v *3.
R1428 R1430 R1433 change to NC.
DSPO_GND change name to O_GND.
R1435 R1436 R1437 R1438 R1439 R1440 R1441 R1442 change from 100_J to 47K_J.
C447 change to NC.
Delete R563, R1123 , and add Tp486.

P39: Add R1495 3.3_J R1496 3.3_J.
Add R1497 0_J R1498 0_J R1499 0_J R1500 0_J.

P34: Add U88.

P29: add a 16-RSB12JS-2000 diode.
add two 1C-2B20471-K000 cap.
add a 16-SMD15C0-0000 diode.

P27: default NC.

P59: Add PR137 to reserve.
Change PR245 from NC to 100K.

P27: Delete R944.

P31: Add 1000pf cap for each data of MS.and SD.

P32: add the resistors for emc.

2008/12/25

P27: add 1R-0000000-J500 resistor.

P21: add diode for CA.

P05: change R1333 from NC to STUFF and delete R1480.

2008/12/26

P19: change R272 R274.

P11: change L4 L5.

P21: change R1052 R1053.

P17: change L77.

P04: Add R1286 R1287.

P27: Change 16-BD4148F-PT00 to 16-PACDN04-2Y00 diode.

P26: add 1uF and 0.1uF for PLLVDD.

2008/12/27

P16: Change C153 C154.

P17: Change C165;Add R1522.

P15: Add CN46.

P16: Delete R998.

P04: Change Q3.

P19: Change Q14 Q98.

P15: Change Q117.
Add R1534 R1535.

P34: Add R1523 0_J.
U88 change to OR Gate for cost down.
Add R1524 NC_10K R1525 NC_10K R1526 NC_10K R1527 NC_10K.
R1339 mount 10K.

P35: Delete c1267 c1268 c1269 10U_6.3V_M,C1271NC_10U_6.3V_M.
Add C1290 0.1U 16V_Y.
Delete C1188 47u and add C1188 22u C1292 NC_22u.
Add C1297 0.1U 16V_Y.
Change C1127 from 10u to 4.7u.
Add C1291 0.1U_16V_Y.
Change C1160 from 10u to 4.7u.
Change C1184 from 47u to 22u C1185 change from 47u to NC 22u.
C1105 C1106 C1110 change to 0.1U 6.3V_K_X5R.
R1487 R1489 change to 13.3K_F Delete R1488 R1450.
R1491 change to 33K_F.
Add U89 M74VHC1GT04DFT2G.
Add R1528 NC 0_J.
Change C405 C406 C394 C393 C398 C400 to 4.7U_6.3V_K.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
File			
Revision History(2)			
Size	Document Number		Rev
A3	AIO-C Mother Board MP		1.1
Date:	Tuesday, July 15, 2008	Sheet	75 of 80

P39: Change C1376, C1377 from 0.22u 6.3V_K to 0.1u 6.3V_K;
Change C1378 from 1C-2B70105-M000 to 1C-2B30225-M201.

2008/01/27

P07: Add CAP51.
P21: change EMC1103 to EMC1133 for inverter sense comand.

2008/01/28

P04: Add Q126,R1654,R1655 for+3VRUN leakage in S3,S4,S5 stage.
P27: Add Q127,R1656 for +3V_EMINI_AUX not discharge.
P29: Add Q128,R1657 for +5VSUS_R not discharge.
P37: Change C1348,C1354 from 1C-2Y20105-Y000to1C-2Y30225-Y000.
Change R1595 from 100_J to NC.
Change C1363,C1366 from 1C-2Y20105-Y000to1C-2Y30225-Y000.
Change R1598 R1615 from 1R-0000273-F200to1R-0000223-F200.
Change R1632,R1605 from 1R-0000103-F200to1R-0000223-F200.
Change C1349, C1350, C1364,C1365 from 1C-2B20683-K000 to 1C-2B30224-K000.
Change the EQ circuit to this circuit.

P39: Change R1627 from 10K_J to NC_10K_J.
Change R1629 from NC_10K_J to 10K_J.
P53: PL1 P/N change 1L-FPWC121-0S00 to 1L-FPWC121-0S01.
P59: change PR121,PR126,PR123 from 270ohm to 392ohm.

2008/01/30

P37: Change L78 from 1L-BBLM06P-G101 to 1L-BACMS16-0804.
P56: Change PC102 from 220u_2.5V_M to NC.
P57: Delete Open Jumper PJ17.
P60: Delete PL11.
P62: Change PR203 PQ53 from NC to Mount.
P27: Add R1680;Change RUN_ON# to SUS_ON#;Change Q110,D35.
P29: Delete L30,add R1681.
P32: Change POWER_LED to POWER_LED#.
P22: Stuff R332.
P24: change usb1_gnd and usb_gnd to gnd;Change L15,L18,L19, L22,L24 to 0ohm resistor.
P25: Add C1413 for EMI.
P26: Delete C943;Add R1679 and NC it.
P16: Add R1682,C1414 for PWRSW# debounce.
Remove LED transistor from power D/B to M/B.

2008/01/31

P34: Change C388 from 1C-2B30105-K001to 1C-2B30106-M100.
P40: Change C547 HH.PN from 1C-2B20104-K101to 1C-2B20104-K000.
P26: Add R1691 and NC it.
P24: Add the D16,D18,D21.
P29: Swap L28,R401,R398.
P32: Change the H7~H10.
P16: Connect WLAN_BT_OFF to GPIO8.
P15: Remove DIP_SW from GPIO8 to GPIO4.
Remane WLAN_BT_SW# to WLAN_BT_ON#.
P21: Change +3VRUN to +3VSUS_BL;Add R1694 R1695 R1696 R1697.

2008/02/01

P34: Change C363 from 1C-2Y20103-Y300 to1C-2Y20103-Y000.
P32: Add the boss location.
change the CN47 and change the CIR circuit.

P59: Change PC145/PC148/PC154 from 100p to 68p.
Change PR130 from 680 ohm to 976 ohm.
P62: Change net +3VALW to +5VALW.
P34: Change this direction to reverse.
P36: Change C447 from NC_1000P_16V_K to 1000P_16V_K.
P39: Change L80,L82,L84,L86 from 1L-BEBMS10-0500 to 1L-BACMS16-0804.

2008/02/02

P32: Add Q134.
P16: NC R1700.

2008/02/03

P19: Change VRM_PWRGD delay circuit(addQ135,Q136,Q137,R1710~R1715)

2008/02/04

P19: Change VRM_PWRGD delay circuit.
Delete D3 add Q138.
P15: Change USB port pull up power from 3VALW to +3VALW.
P19: Reserve R1715 For CL_PWROK.
P16: Add pull up R.
P27: change R1582 from 100K to 10K.
P56: NC PC103.
P61: Change PJ22 from PR183.1 connection to PR183.2 connection.

2008/02/05

P15: add pull up for GPIO49.
P16: reserve pull up for GPIO24.
P56: Delete JUMP for +1_5VRUN.
P16: change R249 from 22.6ohm to 24.9ohm.
Add 4 pcs 0.1uF cap for +1_1VRUN.
P07: Add 2 pcs 0.1uF cap for VHCORE.
P16&15: Change BR_PRS# from OC7#/GPIO31 to GPIO57.
P27: change +3V_EMINI_AUX discharge circuit.
P05: Delete TP_GPIO57 dummy net.
P15: delete ICH_EEPROM_RW# dummy net.
P36: Add Q140, R1723 for GPIO.
P15: Reserve pull up for HW_POP_MUTE_ICH.

2008/02/10

P26: Exchange RJ45_6,RJ45_4,RJ45_5.
Delete R1569~R1576.
P32: Delete R1690.
P25: Delete R1566.
P45: change R1503 from NV_XTALIN to NV_XTALOUT.

2008/02/12

P06: Change C36 HH P/N from 1C-2B20103-K100 to 1C-2B20103-K200.
P22: Change U13 HH P/N from 14-NC7S32M-5X00 to 14-MC74HC1-G300.
P53: Change PU3 HH P/N from 15-LMC7225-0000 to 15-NCS2202-0000.
P61: Change PU20 HH P/N from 15-LMC7225-0000 to 15-NCS2202-0000.
P42: Change C583,C590,C1193,C1194,C1195 HH P/Nfrom 1C-2B20472-M000 to 1C-2B20472-K001.
P43: Change C618 HH P/N from 1C-2B20471-M000 to 1C-2B20471-K000.
P05: change U2 footprint.
P15: Stuff R203,R206.
P20: Stuff CN38,R1270,D34,C1070.
P26: Delete Net "GND_EMI".

2008/02/18

P33: change the codec name from ALC262 to ALC889S.
P35: change R472,R471,R474,R475,R483,R481,R489,R486 from 5% to 1%
P36: Change R560 from 5.6K_J to NC_5.6K_J for MOR request.
P39: delete PQ75,PQ76,PR248 of protective circuit for MOR repuest.

2008/02/19

P35: Change the precision of R480,R484,R478,R488 from 5% to 1% for MOR request.

2008/02/20

P29: NC D39.

P56: Change PR71 from 1R-0003011-F200 to 1R-0003571-F200;change PR72 from 1R-0003571-F200 to 1R-0004021-F200.
P11: change R186 from 1R-0002370-F200 to 1R-000402X-F200;change R189 from 1R-0000201-F200 to 1R-000392X-F200.
P10: change R171 from 1R-0004750-F200 to 1R-0004640-F200.
P40: change C531,C532, C669, C1055 from 1C-2B20474-M000 to 1C-2B20474-K100.
P59: change PC151 from 1C-2B20681-M000 to 1C-2X20681-K600;change PC145,PC148,PC154 from 1C-2N20680-K000 to 1C-2N20680-J000.
P62: NC PR206, PR207, PR208, PR195.
P31: NC C337 for MOR requirement.

2008/02/21

P28: Connect CN39 Pin43,pin37,pin18 to GND.
P31: Change Q31from 17-DTC144E-UA00 to17-PMBT390-4200;Add R1725.
P27: Add R1726 and NC it;Remove R948,connect CN33 pin40 to GND.
P13: Add R1727,R1728 and NC them.
P19: NC R272,R274,R269,Q8;Add Q141,D42,D43,R1729,R1730,R1731.
P16: NC R246.
P06: Add Q142,Q143,R1732,R1733.
P56: change PR66 PN fom 1R-0000101-J200 to 1R-0000102-J200.

2008/02/22

P24: Remove USB power switch circuit U15,U16,U17,U63,U64,C979, C980,C242,C243,C981,C978,C974,C975,C976,C977;Add Q144,Q145, F13,F14,F15,R1734~R1737,C1425.
P15: Remove USB_OC#0~4 ports.
P19: Change C202 from 0.1u to 0.22u for timing.
P17: Add D44,D45 and NC them for VCC1_5,VCC1_1/V_CPU_IO power sequencing.

2008/03/01

P34: change C354 from 1C-2B30475-K100 to 1C-2B70475-K100;change C920 from 1C-2B20104-K100 to 1C-2Y20104-Y000;change C389 from 1C-2B20103-K001to 1C-2Y20103-Y000.
P35: hange C1300 from 1C-2B20471-K000 to 1C-2B20471-K200.
P38: change C1305 from 1C-2B20471-K000 to 1C-2B20471-K200.
P39: change R1316,R1318 from 1R-0000682-J200 to 1R-0000682-F200;
change R1320,R1321 from 1R-0000203-J200 to 1R-0000203-F200;
change C1306 from 1C-2B20471-K000 to 1C-2B20471-K200.

2008/03/05

P04: NC R1333.
P19: Connect WLAN_BT_SW_CL# to GPIO8.
P05: Delete R1050~R1057;Change Q4,add R1740.
P30: Add R1741,R1742.
P18: NV R1281,R1337for M810 H;CA R1284,R1336 for M810 L;AddR1743.

2008/03/07

P14: NC R197,stuff R1727,R1728.
P23: Change R292 from 100K to 220k,C202 from 0.22u to 0.1u for timing;Delete R281,R285.
P17: Change R1699 from 10K to 20K.
P06: Add C1426.
P03: NC C26,C1286,C1287.
P18: Connect CL_VREF_ICH from +3VRUN to +3VALW.
P25: Change C1319 from 4.7u to 10u,addC1427,C1428;NC C1330,C1329.

2008/03/14

P05: Change R85-R91 from 1R-0000620-F200 to 1R-0000620-J200.

FOXCONN HON HAI PRECISION IND. CO., LTD.			
CPBG - R&D Division			
Title			
Revision History(4)			
Size	Document Number		Rev
A3	AIO-C Mother Board MP		1.1
Date:	Tuesday, July 15, 2008	Sheet	77 of 80

5	
2008/04/02	
P54	Delete C1262, C1263 for Headphone THD+N
P61	add pc229 pc230 pc231
P62	change PR218 from 0ohm to 3.3ohm , change PR219 from 0 ohm to 3.3ohm
P67	change PR150,PR152,PR158,PR160,PR166,PR168 from 0 ohm to 2.2ohm.
P68	change PR81 from 0 ohm to 3.3 0ohm
P70	change PR265 from NC to 2k
P19	Change C153,C154 from 18PF to 12PF
P39	Change C318,C324 from 10PF to 22PF.
2008/04/03	
P54	Change C921 from NC to not NC for EMI
P55	Change C1305 C417,C418 from NC to not NC for EMI change R1530,R1531 to L89,L90 for EMI
P57	change R1316,R1318 from 1R-0000682-F200 to 1R-0000332-F200 for FSIV

2008/04/06	
P31	Add this RC circuit for inrush current.
P11	Add C1426 C1431 C1432 and C1433 for simulation
P14	Add C1436 and C1446 for simulation.
P15	Add C1447 and C1448 for simulation.
P17	Add R417.
P24	Del R1712
P31	Change F1 F2 F13 F14 and F15 from 1M-F0061A5-F000 to
P19	Change Y2 from 1F-X32M768-1000 to 1F-X32K768-1000, the same as M8230.
P37	NC R1452
P3	Change from +3V_CL to +3VALW
P19	Add R242 and R272 for corwin spring

2008/04/08	
P15	Add C1449.
P10	Add C1450
P61	add PR74
P66	change pr136 from 931k to 910k
P69	add PR236
P71	change PCAP9 from 1C-10U0227-M100 to pc114 1C-31R0227-MX00
P71	Delete PR271

2008/04/09	
P14	Reserved C149 for sinulation.
P46	U44 change from NV_MK1726-08 to P1819EF-08SR
P48	U59,U60 change from HYB18H1G321AF-14 to HYB18H1G321AF-11

2008/04/10	
P54	Change R987,R989 from 1R-0000000-J200 to 1R-0000102-J200;Add 4700pF to A_GND
P56	Change this latch circuit to NC
P51	Change CAP21 to C1451

2008/04/14	
P4	R1333 from NC to stuff
P35	R1353 Change to NC
P35	Add C1058
P23	R292 Change to NC
P23	Change R1730 to NC
P23	Change R270 from 100k to 10k.

2008/04/15	
P23	Add C1454
P23	Change R263 from 1K to 0_J
P23	Change R1819 from 100K to 1M
P32	Change R1540 from 10K to 4.7K
P24	Change R275,R276 from 1K to 0_J
P32	Change R956 from 10K to 100k same as AIO-A/B
P3	Change the position of R1768
P37	Change Q110 from BJT to MOS
P29	Add R1490 and R1491same as AIO-A/B
P66	Del PR235
P24	Change R1824 to NC
P24	Change R1830 from 47K to 10K
P25	Change the position of R1035
P3	Add R15 R16
P68	Chang PC111 from 3300p to 4700p
P70	add pr275 pr274 pr273 pr272 pr271 for discharge
P56	Delete Q115,add Q170,Q171

2008/04/16	
P25	Add C347 C348 for EMI's request
P29	Add C338 for EMI's request
P28/29	Change U21 from 12-R5C8330-0000 to 12-R5C833T-0000
P30	Stuff CAP6 for EMI's request
P30	Add C349 C350 for EMI's request
P31	Mount common choke and bead for USB signal and power rail for rear/side USB ports for EMI's request
P51	Change from 0ohm to L96 for EMI
P51	Add C353 for EMI's request

2008/04/18	
P25	Delete R1691 and R1679,and NC CN32 PIN9,10
P56	Delete L80, L82, L84,L86,C1385,C1391,C1390,1394; and change C1386 & C1388 & C1392 & C1396 from 0.22uF to 0.047uF for YAMAHA's request
P56	Change C1386 & C1388 & C1392 & C1396 from 0.22uF to 0.047uF for YAMAHA's request
P56	Add Schottky-Diode to preventing the destruction of amp.when the output line short-circuits.
P46	Add 2nd source P1819GF-08SR
P33	Exchange the DMIC_DATA and DMIC_CLK
P19	Change GPIO11 to WLAN_EN#
P23	Change R1819 from 1M to 220K
P24	Change R1824 from 10K to 100K, and stuff
P34	Change F4 from 0.35A to 0.25A

2008/04/19	
P33	Stuff L29 for Camera eye diagram fail.
P26	Pull up CLKREQ# follow AIO-B.
P35	Stuff R1353
P35	NC U70.9 for the address 49H
P23	Change R271 to 10K and NC it.
P18	Add R1553.

2008/04/21	
P11	Change L7 from 1L-DEBLS20-1200 to 1L-DTW2012-0900
P54	Change U24 name from ALC889S to ALC889DSD
P56	Add 0 j for mor request
P30	Change CAP5 from 1C-44T0476-M301 to 1C-10U0476-M400 same as M840.
P30	Change CAP6 from 1C-41S0476-M000 to 1C-44T0476-M301 same as M840.
P37	Reserved R1691 C1425 R1706 and C1445

2008/04/22	
P3	Add C1465 C1466 and NC for RF request.
P29	Stuff C1277 and change to 15pf for overshoot
P23	Add U108.
2008/04/23	
P19	Add R1456 R1457.
P19	Delete R1816,R1817 and add R1826,Q157 for layout routing issue
P18	Mount R1766 and no mount R1765 to support Wake up on Intel LAN
2008/04/24	
P56	dvt: Add C1468 for mor request
p54	Add R1832,R1833 for mor request change R987,R989 from 1k to 680ohm
P33	Add R407 0ohm and reserve R417 for Camera power change

2008/04/28	
p55	Change C1305 from 1C-2B20471-K200 to 1C-2B20471-K000
2008/04/29	
p54	Change C1452,C1453 from 1C-2B20472-K002 to 1C-2B20472-K001 for materia prepared.

2008/05/07	
P3	Correct DVT1 net error issue.

PVT	
2008/05/28	
P23	Change R268 from 180K to 20K follow the design guid
P23	Change C199 from 0.1U to 1U follow the design guid
P26	Change the SW circuit for the SW function inverse
P8	Back up C2620 and C2621 for black screen issue.
P54	Change this portion from NC to stuff for PC beep

2008/05/30	
P8	Change R153 and R154 from CA to NC.
P21	Move PJ1 from SB SRTCSTB to SB RTCRST# follow Design guid 1.3
P62,63,64,65	Del:PJ2,PJ3,PJ4,PJ6,PJ7,PJ8,PJ12,PJ13,PJ14,PJ18,PJ19,PJ20,PJ23
P70	NC PQ50,PQ64,PQ50,PQ64,PQ55,PQ56,PQ57,PQ58,PQ59,PQ60,PQ63.
P68	Change PCAP8 P/N From 2C-1070107-M403 To 2C-1070107-M409.
P50	Change Q116 from stuff to NC;Change R1345,R1346 from NC to stuff.
P51	Add this circuit to improve the inv_enable to avoid margin.

FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title		
Revision History(5)		
Size	Document Number	Rev
A3	AIO-C Mother Board MP	1.1
Date:	Tuesday, July 15, 2008	Sheet 78 of 80