


M9F1 Block Diagram R1.0



TI Charger BQ24753ARHDR P.36	
Inputs	Outputs
DC_IN	DCBATOUT BT+

System DC/DC TPS51125RGER P.37	
Inputs	Outputs
DCBATOUT	+3VALW +5VALW +5VALW_LDO +ECVCC

System DC/DC TPS51124RGER P.38	
Inputs	Outputs
DCBATOUT	+1_8VSUS VCCGFX


CPU DC/DC MAX8796GTJ+ P.39	
INPUTS	OUTPUT
DCBATOUT	VHOCORE

System DC/DC G2998BP11U P.40	
Inputs	Outputs
+1_8VSUS	+0_9VRUN

System DC/DC G9731F11U P.40	
Inputs	Outputs
+1_8VSUS	+1_5VRUN

System DC/DC G9731F11U P.40	
Inputs	Outputs
+1_8VSUS	+1_05VRUN

CCPBG			
Block Diagram			
Size	Document Number	Rev	
A2	M9F1	6.1	
Date:	Wednesday, March 17, 2010	Sheet	1 of 44



Pine Trail Power Flowchart for M9F1

Voltage Rails

0 MEANS ON
X MEANS OFF

power plane State	+5VALW_LDO +ECVCC	+5VALW +3VALW	+3VSUS +1_8VSUS	+5VRUN +3VRUN +1_8VRUN +1_5VRUN +1_05VRUN +0_9VRUN VCCGFX VHCORE
S0	0	0	0	0
S3	0	0	0	X
S5/AC, S4	0	0	X	X
S5 Battery only	0	X	X	X
S5 S4/AC & Battery don't exist (G3)	X	X	X	X

S3 : STR

S4 : STD

S5 : SOFT OFF


G3 : ME OFF

		
CCPBG		
Title		
Power Flowchart		
Size A3	Document Number M9F1	Rev 0.1
Date: Wednesday, March 17, 2010	Sheet 3	of 44

Pine Trail Power On Sequence


<http://hobi-elektronika.net>


REV : 2009/08/17




CCPBG		
Power On Sequence(1)		
Size	Document Number	Rev
Custom	M9F1	0.1
Date:	Wednesday, March 17, 2010	Sheet 4 of 44

Pine Trail Power On Sequence







Place resistors close to MCH PINS ON MCH_VREF,
Place 0.1uF CAP close to MCH.




Place CAP close to pin DDR_RPU


		
CCPBG		
CPU- Pineview (2)		
Title	CPU- Pineview (2)	
Size A3	Document Number M9F1	Rev 0.1
Date:	Wednesday, March 17, 2010	Sheet 7 of 44







		
CCPBG		
Title		
CPU- Pineview (6)		
Size	Document Number	Rev
A3	M9F1	0.1
Date:	Wednesday, March 17, 2010	Sheet 11 of 44




The schematic shows a 5V regulator circuit. The input is +1.8VSUS. The circuit includes a 0.1uF 6.3V_K capacitor (C67) in series with the input, followed by a 0.1uF 6.3V_K capacitor (C68) to ground. Then, a 0.1uF 6.3V_K capacitor (C69) is in series, followed by a 0.1uF 6.3V_K capacitor (C70) to ground. Finally, a 33P 50V_J capacitor (C71) is connected to the output, which is labeled 0402_NPO.

SMBus Address: A0H(W)/A1H(R)



Title			
DDR II (SO-DIMM0)			
Size Custom	Document Number		Rev
	M9F1		0.1
Date:	Wednesday, March 17, 2010	Sheet	12 of 44

Size Custom	Document Number M9F1	Rev 0.1
----------------	--------------------------------	-------------------


Date: Wednesday, March 17, 2010 Sheet 12 of 44




Place one cap close to every two pull-up resistors terminated to +0_9VVRUN.








7.12 M_A_A[14.0]





USB port table


Port0	External USB1
Port1	External USB2
Port2	External USB3
Port3	WWAN (3G/GPS)
Port4	WLAN(WIFI)
Port5	Bluetooth
Port6	Camera module
Port7	MM-SIM




Strapping Options Flash

STRAP2#/ GPIO17	STRAP1#/ GPIO48	Routing
0	1	SPI
1	0	PCI
1	1	LPC

STRAP2#/GPIO17 and STRAP1#/GPIO48 have weak internal pull-ups



STRAP0#:Top-Block Swap Override.
If the signal is sampled low, this indicates that the system is strapped to the "top-block swap" mode (Tiger Point inverts A16 for all cycles targeting FWH BIOS space)



TPT Strap Pin


Strap Pin	Internal PU/PD	External PU/PD
STRAP0#	PU 20K	PU 10K(NC) to +3VRUN/PD 1K(NC)
STRAP1#	PU 20K	PU 10K(NC) to +3VRUN/PD 1K(NC)
STRAP2#	PU 20K	PU 10K(NC) to +3VRUN/PD 1K(NC)

CCPBG





Tiger Point (1)

Size A3 Document Number **M9F1** Rev 0.1

Date: Wednesday, March 17, 2010 Sheet 14 of 44




PLACE SATARBIAS RESISTORS CLOSE TO ICH: <500 MILS TO ICH BALLS







Sheet 17 of 41



ICS9LPRS365YGLFT setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR# A enabled. Byte 5, bit 6 controls whether CR# A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR# A controls SRC0 pair (default), 1 = CR# A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR# B enabled. Byte 5, bit 6 controls whether CR# B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR# B controls SRC1 pair (default) 1 = CR# B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3	
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1R, Pin13 as D0198, Pin14 as D0198 1 = Pin17 as 27MHz, Pin 18 as 27MHz SS, Pin13 as SRC-0, Pin14 as SRC-0R
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#
SRCT3/CR#_C	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR# C enabled. Byte 5, bit 2 controls whether CR# C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR# C controls SRC0 pair (default), 1 = CR# C controls SRC2 pair

PIN NAME	DESCRIPTION
SRCC3/CR#_D	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR# D enabled. Byte 5, bit 0 controls whether CR# D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR# D controls SRC1 pair (default) 1 = CR# D controls SRC4 pair
SRCC7/CR#_E	Byte 6, bit 7 0 = SRC7 enabled (default) 1 = CR# F controls SRC6
SRCT7/CR#_F	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR# F controls SRC6
SRCC11/CR#_G	Byte 6, bit 5 0 = SRC11 enabled (default) 1 = CR# G controls SRC6
SRCT11/CR#_H	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR# G controls SRC6


SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M
1	1	1	Reserved	

CCPBG		
CLOCK GEN		
File	Document Number	Rev
	M9F1	0.1
Date	Wednesday, March 17, 2010	Sheet 18 of 44



Use EC to implement power limit
Wireless switch should use U5.124, reserve U5.100 A/D for detecting voltage level
(Default setting -- Hardware Power Limit)
If use EC to implement, it should do setting as below.

Stuff
C720, C721, R233, R359, PR144, PR145, PR146

NC
R357, PR139, PU9, PC115, PC116, PR118, PR123, PR124




Touch Pad CONN.





BFT Test Point for Touch Pad (BOTTOM side)

tpc60b_100	TP100	1	GND
tpc60b_100	TP109	1	LEFT#
tpc60b_100	TP110	1	RIGHT#
tpc60b_100	TP111	1	DAT TP
tpc60b_100	TP112	1	CLK TP
tpc60b_100	TP113	1	+5VRUN_TP

Touch Pad



Keyboard




Place these caps close to CN4.


BFT Test Point for Keyboard (BOTTOM side)

tpc60b_100	TP96	1	KSI4
tpc60b_100	TP97	1	KSO7
tpc60b_100	TP98	1	KSO5
tpc60b_100	TP99	1	KSI2


EXTERNAL SPI ROM INTERFACE




Debug Port






LID Switch



BIOS ROM



CCPBG		
KB/TP/Debug Port		
Size A3	Document Number M9F1	Rev 0.1
Date: Wednesday, March 17, 2010	Sheet 20 of 44	



1. For JMC251/261 only.
2. MPD connect to Main Power or RST application, to AUX power otherwise.





[illegible]

Diagram illustrating the PCB layout for the 47UH_2.9x2.9x1.2 PH031B-4R7MS chip. The layout shows the chip connected to a 1.2V_LAM power plane. The chip is labeled 47UH_2.9x2.9x1.2 PH031B-4R7MS. The layout includes components C195 (10U_10V_M), C196 (0.1U_16V_K), and C197 (0402_X7R). The layout is labeled with dimensions and component values.




tpc40t_75	TP138	1	SD CR CDON
tpc40t_75	TP139	1	SD WP#/XD WP#
tpc40t_75	TP140	1	GND

BFT Test Point for SD Card (BOTTOM side)




LAN + 4 in 1 CR - JM261

Size A2	Document Number M9F1	Rev 0.1
Date:	Wednesday, March 17, 2010	Sheet 21 of 44



BFT Test Point for RJ45 (BOT side)

tpc40t_75	TP153	1	RJ45_1
tpc40t_75	TP154	1	RJ45_2
tpc40t_75	TP155	1	RJ45_3
tpc40t_75	TP156	1	RJ45_4+5
tpc40t_75	TP157	1	RJ45_6
tpc40t_75	TP158	1	RJ45_7+8



CCPBG

Title

Transformer & RJ45

Size
A4

Document Number

M9F1

Rev
0.1

Date:


Wednesday, March 17, 2010

Sheet



22

of 44

MUTE CONTROL




HP CONN




BFT Test Point for Speaker (BOTTOM side)

tpc60b_100	TP87	1	INTSPKL+ CON
tpc60b_100	TP88	1	INTSPKL- CON
tpc60b_100	TP89	1	INTSPKR+ CON
tpc60b_100	TP90	1	INTSPKR- CON

EXTERNAL MICROPHONE



HEADPHONE






CCPBG


MIC & Audio Jack

Document Number M9F1


Date: Wednesday, March 17, 2010 Sheet 24 of 44




Terminal Resistor



Filter Circuit (1 pole)




ESD Protection Circuit



Place ESD Diodes Near D-Sub Conn.



RGB routing

1. from SCH to the first 150 ohm resistor: 12 mils(min. 6 mils spacing)
2. from the first 150 ohm res. to the second 150 ohm resistor: 7 mils
3. from the second 150 ohm resistor to connector: 4 mils
4. spacing minimum 6 mils, 30 mils spacing is recommended
5. R,G,B should be length matched to 200 mils, max. length is 8400 mils
6. R,G,B signals should be ground referenced



The 150 Ohm resistors near VGA connector and minimizing length to filter. The filters to VGA connector maximum distance 800 mils.







Level Shifter for DDC BUS




CCPBG

VGA Connector (D-Sub)


Title	VGA Connector (D-Sub)		
Size	Document Number	M9F1	Rev 0.1
Date	Wednesday, March 17, 2010	Sheet 26	of 44



CCPBG		
Title		
USB Connector x 3		
Size	Document Number	Rev
Custom	M9F1	0.1
Date:	Wednesday, March 17, 2010	Sheet 27 of 44





For M9F0 MP, these components are NC in this page.




Full Size Mini Card



				
CCPBG				
Title				
Mini PCIE - 3G				
Size A3	Document Number M9F1			Rev 0.
Date:	Wednesday, March 17, 2010	Sheet	30	of 44



Bluetooth CONN.



tpc40t_75	TP141	1	BT_PRS#
tpc40t_75	TP142	1	BT_3V
tpc40t_75	TP143	1	GND

BFT Test Point for Bluetooth (BOTTOM side)

CCPBG		
Title		
Mini PCIE - WIFI & BT		
Size	Document Number	Rev
Custom	M9F1	0.1
Date:	Wednesday, March 17, 2010	Sheet 31 of 44

D

D

C

C

B

B

A

A

CCPBG

Title

Reserved








Size
A3

Document Number
M9F1


Date
Wednesday, March 17, 2010



Rev
0.1

Sheet 32 of 44





M9F1 Power Block Diagram






	CP	PWRLIMIT
40W	1.92A/36.48W	2A/38W

M9F0 SYS Power (+3_3V/+5V)




CCPBG		
Title SYS Power (+3_3V/+5V)		
Size A3	Document Number M9F1	Rev 0.1
Date Wednesday, March 17, 2010	Sheet 37	of 44


M9F1 SYS Power(+1_8VSUS)




M9F1 SYS Power(+0_9VRUN/+1_5VRUN)



M9F1 SYS Power(+1_05V)




M9F1 CPU POWER




CCPBG			
CPU POWER			
Size	Document Number	Rev	
A3	M9F1	0.1	
Date:	Wednesday, March 17, 2010	Sheet	39 of 44


M9F1 Others power plan (+3VSUS)




M9F1 GFX Power (VCCGFX/+0.89V)



M9F1 Others power plan (+5VRUN/+3VRUN)



M9F1 Others power plan (+1_8VRUN)



CCPBG		
Title		
Others power plan		
Size	Document Number	Rev
Custom	M9F1	0.1
Date:	Wednesday, March 17, 2010	Sheet 40 of 44

M9F1 EVT

2010/01/27

1. P22, Remove net "GND_VGA" and make CN8.9 & CN8.11 no connect
2. P26, Remove net "GND_VGA" and make CN10.16 no connect
3. P26, Delete R407

2010/02/01

1. P21, Change R409 and R410 footprints from 0805 to 1206.
2. P26, Change R406 footprint from 0805 to 1206.

2010/02/02

1. P28, Add U23, Reserve R317 for Lid Switch control LVDS backlight.
2. P19, Delete RF_LED#.
3. P29, Add Q37, D1, Q3, Reserve D2, R411 for wireless LED.
4. P30, Add WWAN_LED#.
5. P31, Delete TP91, TP126.
6. P34, Unconnect H6 to GND.
7. P36, Add PR139, PR144 for powerlimit EC control.
8. P41, NC PC116, PU9, PR118, PC115, PR122, PR123, PR124 for powerlimit EC control.
9. P19, Add C720.
10. P40, Change PQ11, PQ12, PQ14 to SI7326DN-T1-E3.
11. U39 Co-layout with U12.

2010/02/03

1. P19, Add C721.
2. P36, Add PR145, PR146.
3. P36, Change PR18 to 160K.
4. P19, Change EC_VADAPT to U5.100, BT_WLAN_SW# to U5.124.
5. P21, Reserve C381, C386, C387, C388, C389, C390, C391, C392, C393.
6. P29, Delete D2.
7. P30, Delete WWAN_LED#.
8. P37, Stuff PC39, NC PC122.
9. P28, NC CN15.32, CN15.34.

2010/02/04

1. P29, Change R411 to 100K.

			
CCPBG			
Title			
EVT Change Note			
Size	Document Number		Rev
A3	M9F1		0.1
Date:	Wednesday, March 17, 2010		Sheet 42 of 44

M9F1 DVT

2010/02/05

1. P26, Change U13, U14 to 14-NC7S212-5P00.

2010/02/10

1. P19, Add R233 to reserve one GPIO for BT_WLAN_SW# (default NC, use U5.100 to be wireless switch)
2. P19, Add R357 and R359 to reserve U5.100 for wireless switch and power limit (default R357 is 0ohm and R359 is NC)
3. P19, set C720 and C721 to be NC.
4. P16, stuff PU9, PC116, PR118, PC115, PR123 and PR124 for hardware power limit
5. P41, Set R136 and R138 to be NC, and set R270 and R272 to be 10K. MB ID = 00 for M9F1

2010/02/22

1. P20, Delete U39
2. P28, CN15.32 and CN15.34 connects to GND.
3. P16, Change CN2 to 1N-0002009-M1T0.
5. P34, Delete SPR1.
6. P36, Change PCN2 to 2N-000700Y-MKG0.
7. P29, Change R411 to 2K.

2010/02/23

1. P41, NC PR132, PR110, PR111, PR112, PR113, PR114, PR115, PR131, PR116, PR143, PQ7, PQ37, PQ39, PQ40, PQ6, PQ45.



CCPBG

Title
DVT Change Note

Size A	Document Number M9F1	Rev 0.1
Date: Wednesday, March 17, 2010 Sheet 43 of 44		

M9F1 PVT

2010/03/11

1. P24, Change JSPK1 to 1N-000400C-M1T0.
2. P31, Change U17 to 15-AT52083-0000, change R358 to L25 .
3. P20, Change CN3 to 1N-0006004-FXT0.
4. P28, Change CN15.23 from GND to NC.
5. P28, Change L23, L24 to R412, R413.
6. P36, Delete PR139.
7. P19, Change R357 to close jump.
8. P26, Add C335, C722.
9. P21, Change R398, R399, R400, R401, R402, R403, R404, R405 to 56ohm.

2010/03/12

1. P19, Stuff R342, R345 for system ID.
2. P25, Reserve CAP9.
3. P10, Reserve D34, D35, D36.

2010/03/15


1. P26, C722 change to C336
2. P24, JSPK1 changes net name for speaker pin compatible
3. P37, Add PC124, PC125, PC126 and PC127 for EMC
4. P18, Add R390, R391.
5. P25, Change CAP9 to 1C-44R0476-M200.
6. P21, Change R409, R410 to stuff.

2010/03/15


1. P28, Change F6 to 1M-F6V0A75-0002, NC R337.
2. P18, Change R390, R391 to 33ohm.

		
CCPBG		
Title PVT Change Note		
Size Custom	Document Number M9F1	Rev 0.1
Date: Wednesday, March 17, 2010 Sheet 44 of 44		


Main Source: 1L-DPCMC06-3T07.
2nd Source: 1L-DSLH063-0600.



Main Source: 1L-BEBMS16-0800.
2nd Source: 1L-BFCM160-8K08.




Main Source: 1L-BEBMS06-A600.
2nd Source: 1L-BFCM160-8K06.




Main Source: 1L-DL0M18N-NR01.
2nd Source: 1L-DFC1160-8F01.

L1


Main Source: 1L-BHPB082-1000.
2nd Source: 1L-BBCMS20-1202.




Main Source: 1T-00004U7-0000.
2nd Source: 1L-DSLH063-0400.




Main Source: 1L-BBCMS45-1600.
2nd Source: 1L-BT14516-1601.




Main Source: 1L-BTB1608-0804.
2nd Source: 1L-BEBMS16-080D.




Main Source: 17-BSS138L-T100.
2nd Source: 17-BSS1380-0000.




Main Source: 17-FDN340P-0000.
2nd Source: 17-ME2301A-0000.




Main Source: 17-CHT2301-PT00.
2nd Source: 17-YSP2301-0000.




Main Source: 17-DTC144E-UA00.
2nd Source: 17-PDTC144-EU00.




Main Source: 17-2N7002D-W001.
2nd Source: 17-ME2N700-2K00.




Main Source: 17-2N70020-0001.
2nd Source: 17-ME2N700-2E01.



Main Source: 17-A0N7401-L000.
2nd Source: 17-SI7129D-NT00.



Main Source: 1M-F6V0A25-F000.
2nd Source: 1M-F16VA25-F000.




Main Source: 1C-30R0157-M100.
2nd Source: 1C-41X0157-M100.



Main Source: 16-MMP2525-0B01.
2nd Source: 16-MM3220V-C000.



Main Source: 15-G5281RC-V000.
2nd Source: 15-FP6863W-0000.





Main Source: 1N-0030000-MKG0.
2nd Source: 1N-003000F-FKG0.

CN15

Main Source: 1M-F10V0A1-F000.
2nd Source: 1M-F30VA12-F000.

F9

Main Source: 1C-41R0157-M100.
2nd Source: 1C-33R0157-M101.




Main Source: 1C-30R0227-MX00.
2nd Source: 1C-41R0227-MX01.



Main Source: 16-CH520S3-0P00.
2nd Source: 16-RB520S0-0000.



Main Source: 13-W25016B-7001.
2nd Source: 13-MX25L16-7003.




Main Source: 16-BAT54SP-T000.
2nd Source: 16-BAT54S0-0002.

PD5, PD6


Main Source: 16-1SS400P-T000.
2nd Source: 16-1SS4000-0001.




Main Source: 15-G9731F1-0000.
2nd Source: 15-FP6149S-0000.




Main Source: 1N-0003004-M1T0.
2nd Source: 1N-0003001-MXT0.



Main Source: 1N-0008006-M1T0.
2nd Source: 1N-0008000-F1T0.



Main Source: 14-NC7S208-P500.
2nd Source: 14-SN74LVC-1614.



Main Source: 19-1BT0011-1000.
2nd Source: 19-DTSG2ML-1000.

