


PCB STACK UP


8L


LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : SGND1
LAYER 5 : SVCC
LAYER 6 : IN2
LAYER 7 : SGND2
LAYER 8 : BOT




QL5(15.6W) BLOCK DIAGRAM

01









For UMA HDMI Function

C364,C369,C383,C375
Need to install for GM
C367 C365 C374 C370

R377
*100K/F_4

HPD# Inverting Level Shifting Circuit

	PROJECT : QL5 Quanta Computer Inc.
---	--

 NRE	Size	Document Number
	Custom	Cantiga DMI/DISP 2/5

Date: Tuesday, March 17, 2009		Sheet 6 of
1		





NR5


PROJECT : QL5
Quanta Computer Inc.


Size Custom	Document Number Cantiga DMI/DISP 2/5
----------------	--






Date: Tuesday, March 17, 2009 Sheet 6 of 1

Size	
Custom	











http://hobi-elektronika.net/




PROJECT : QL5
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	DDR2 DIMM	
Date: Tuesday, March 17, 2009	Sheet 10 of 41	

[2,4,6,9,11,12,14,15,19,20,21,22,23,24,26,27,28,30,31,32,33,34,38,41]







DDRII DUAL CHANNEL A,B.

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM


DDRII B CHANNEL




PROJECT : QL5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR2 termination	1A
Date: Tuesday, March 17, 2009	Sheet 11 of 41	
















Use 10MIL Guard(GND) Trace around THERMDC and THERMDA

NVVDD Decoupling




Follow Design Guide DG-03276-001 4.7uF x3 and 0.22x10 uF instead of 0.1uF x10





CS14752FB11 RES CHIP 475 1/16W +/-1%(0402)

(By pass capacitor)







For DB:

N10P/N10M : AKD5LG-T500(Samsung,64M*16)



AKD5LG-T*02(Qimonda 64M*16)

AKD5LG-TW01(Hynix,64M*16)







N10P-GE1/N10M-GE1: 50% FBVDD
N10M-GE1:50%, R63 (1K)




CS14752FB11 RES CHIP 475 1/16W +1% (0402)



For DB:
N10P/N10M : AKD5LG-T500(Samsung,64M*16)
AKD5LG-T*02(Qimonda 64M*16)
AKD5LG-TW01(Hynix,64M*16)



N10P-GE1/N10M-GE1: 50% FBVDD
N10M-GE1: 50%, R422 (1K)






PROJECT : QL5
Quanta Computer Inc.




Size Custom	Document Number NV10X VRAM-2(GDDR2 BGA84)	Rev 1A
Date: Tuesday, March 17, 2009	Sheet 18 of 41	

http://hobi-electronics.com/kanet

19



DV3 change to Short Pad




PROJECT : QL5
Quanta Computer Inc.

Size B	Document Number LCD CONN/Lid function	Rev 1A
Date: Tuesday, March 17, 2009		Sheet 19 of 41




For UMA HDMI function





E-SATA CONNECT



SB Strap

ICH9-M Internal VR Enable strap
(Internal VR for Vccsus1_05, Vccsus1_5 and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)

XOR Chain Entrance Strap

ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1

ICH9 Boot BIOS select

STRAP	PCI_GNT0#	SPI_CS#1
SPI	0	1
PCI	1	0
LPC	1	1


(default)




A16 swap override strap	
PCI_GNT#3	Low = A16 swap override enabled Hi = Default








No Reboot Strap	
ACZ_SPKR	Low: Default Hi: No reboot






TPM physical presence	
ICH_GPIO57	Low: Default







[4,9,21,22,24,26,27,30,33,37,41] +1.5V
[2,4,6,9,10,11,12,14,15,19,20,21,22,24,26,27,28,30,31,32,33,34,38,41] +3V
[21,22,24,30,41] +3VS5
[25,26,33,37,39,41] +3VSUS




System Board ID



PV change system board ID set

		ID 5	ID 4	ID 3	ID 2	ID 1	ID 0
QL5	GL40	1	0	1	0	0	0
QL5	GM45	1	0	1	0	0	0
QL5	N10M	1	0	1	1	0	0
QL5	N10P	1	0	1	0	0	0







+3VCARD




NB5

Size Custom	Document Number RTS5159 & CR SOCKET &HOLE	Rev 1A
Date: Tuesday, March 17, 2009		Sheet 25 of 41



27



T : Stuffed for RTL8111DL(10/100/1000)

E : Stuffed for 8103EL(10/100)

for RTL8111DL use


close Pin 44,45

for RTL8111DL use

for RTL8103E use

Remove R3571,R3573

R3571 and R3573 are used in RTL8111DL , remove R3573 if switching regulator is enable , Remove R3571 external power is used.





if ISOLATEB pin pull-low,the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)

for RTL8103E use


AL08111DB00 RTL8111DL-GR
AL08103EB00 RTL8103EL-GR

http://hobi-elektronika.net/





NS892402:GIGABIT DB0AT9LAN05
NS892405:10/100 DB0ZB1LAN04


RJ45





T : Stuffed for RTL8111C(10/100/1000)

E : Stuffed for 8102E(10/100)






SATA_1 CONNECTOR







NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)




Change CN15#31,32 as ME request for Hole pad
expcard-48303-0042-26p-1-qt6 as ME modify Pad size (pin31,32)
Move CN15#29,30 Pin as ME request (Molex confirm drawing)







1. +3VPCU(LIDSWITCH PWR)
2. +3V
3. LIDSWITCH
4. GND
5. GND
6. POWERON#
7. NC
8. NC





POWER BOTTON CONNECT





E-SATA/USB COMBO




change to G545A2P8U 2A



KEYBOARD PULL-UP








DV2 CN7 change footprint
DV2 Change connector to DFFC25FS041



PROJECT : QL5
Quanta Computer Inc.



Size Custom	Document Number KB/CAP/POWER CONN	Rev 1A
Date: Tuesday, March 17, 2009	Sheet 31 of 41	



Mini PCI-E Card 1 WLAN



<http://hobi-elektronika.net>

33



Mini PCI-E Card 2


<http://hobi-elektronika.net/>




PROJECT : QL5
Quanta Computer Inc.

Size Custom	Document Number MINI PCIE CONN X2	Rev 1A
Date: Tuesday, March 17, 2009	Sheet 33 of 41	

CPU FAN






+1.05Volt +/- 5%
Continue current 6A
Peak current:8A
OCP minimum 12A



PROJECT : QL5
Quanta Computer Inc.

Size B	Document Number +1.05V/+1.5V (RT8204)	Rev 1A
Date: Tuesday, March 17, 2009		Sheet 37 of 41



VGA Core & VCC1.1


<http://hobi-elektronika.net>

+1.1Volt +/- 5%
 Countinue current:17.54A
 Peak current:22.8A
 OCP minimum 25A

PC174

0.22U --> 3ms


1U --> 15ms



VGA Platform	PQ51	PQ53
NVIDIA NB10M-GE1	TPCA8023(BAM80230000)	TPCA8019 (BAM80190000)
NVIDIA NB10P-GE1	NTMFS4921NT1G (BAM49210000)	NTMFS4946NT1G(BAM49460000)


V_PWRCNTL	Nvidia N10P-GE1	Resistor Value
HI	0.9V	PR80_110K_CS41102FB13
LO	1.1V	PR79_165K_CS41652FB14

V_PWRCNTL	VGA_GPIO6	Nvidia N10M-GE1	Resistor Value
LO	LO	1.09V	PR68_665K_CS46652FB00
LO	HI	1.20V	PR79_154K_CS41542FB16
HI	LO	0.90V	PR74_200K_CS42002FB04
HI	HI	0.90V	PR80_120K_CS41202FB17





PROJECT : QL5
 Quanta Computer Inc.

Size B	Document Number	Rev
	VGA CORE OZ8118	1A
Date: Tuesday, March 17, 2009	Sheet 39 of 41	



For Discrete Only





<http://hobi-elektronika.net>

For Discrete Only

	Voltage level	AC MODE				DC MODE			
		S0	S3	S4	S5	S0	S3	S4	S5
+3VPCU	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VPCU	5V +/- 5%	V	V	V	V	V	V	V	V
+3VRTC	3.3V +/- 5%	V	V	V	V	V	V	V	V
+3VSS	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VSS	5V +/- 5%	V	V	V	V	V	V	V	V
+3VSUS	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VSUS	5V +/- 5%	V	V	V	V	V	V	V	V
+1.8VSUS	1.8V +/- 5%	V	V	V	V	V	V	V	V
+0.9VSMVTT	0.9V +/- 5%	V	V	V	V	V	V	V	V
+1.5V	1.5V +/- 5%	V	V	V	V	V	V	V	V
+1.05V	1.05V +/- 5%	V	V	V	V	V	V	V	V
+VCORE	0.9~1.15V	V	V	V	V	V	V	V	V
+VGA_CORE	0.9~1.2V	V	V	V	V	V	V	V	V
+VGA1.1V	1.1V +/- 5%	V	V	V	V	V	V	V	V
+1.8V	1.8V +/- 5%	V	V	V	V	V	V	V	V
+3VLAVCC	3.3V +/- 5%	V	V	V	V	V	V	V	V

PROJECT : QLS
Quanta Computer Inc.

NB5
Rev 1A
Date: Tuesday, March 17, 2009 Sheet 41 of 41

<http://hobi-elektronika.net>

For Discrete Only

	Voltage level	S0	S3	S4	S5	S0	S3	S4	S5
+3VPCU	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VPCU	5V +/- 5%	V	V	V	V	V	V	V	V
+3VRTC	3.3V +/- 5%	V	V	V	V	V	V	V	V
+3VSS	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VSS	5V +/- 5%	V	V	V	V	V	V	V	V
+3VSUS	3.3V +/- 5%	V	V	V	V	V	V	V	V
+5VSUS	5V +/- 5%	V	V	V	V	V	V	V	V
+1.8VSUS	1.8V +/- 5%	V	V	V	V	V	V	V	V
+0.9VSMVTT	0.9V +/- 5%	V	V	V	V	V	V	V	V
+1.5V	1.5V +/- 5%	V	V	V	V	V	V	V	V
+1.05V	1.05V +/- 5%	V	V	V	V	V	V	V	V
+VCORE	0.9~1.15V	V	V	V	V	V	V	V	V
+VGA_CORE	0.9~1.2V	V	V	V	V	V	V	V	V
+VGA1.1V	1.1V +/- 5%	V	V	V	V	V	V	V	V
+1.8V	1.8V +/- 5%	V	V	V	V	V	V	V	V
+3VLAVCC	3.3V +/- 5%	V	V	V	V	V	V	V	V

PROJECT : QLS
Quanta Computer Inc.

NB5
Size Custom
Document Number DISCHARGE/3VSS/5VSS/LAN
Date: Tuesday, March 17, 2009 Sheet 41 of 41 Rev 1A