


GM5(B) Pacino Intel Discrete & UMA Block Diagram


VER : B2A













PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Penryn
5-10	Cantiga
11-14	ICH9M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-24	VGA
25	HDMI
26	LCD connector
27	CRT
28	Card reader PCI interface
29	Card reader & 1394
30	Express card & card reader conn.
31	SIO
32	Flash/RTC
33	WWAN/WPAN
34	WLAN
35	USB port
36	SATA HDD & ODD
37	TP/KB/MB/CIR
38	switch/LED
39	FAN/Thermal
40-41	Audio/CONN.
42-43	Docking Conn/Q-Switch
44	System Reset Circuit
45-46	Screw hole & Charger
47	Blank page
48	1.05VCCP & 1.5VRUN
49	1.8VSUS & 0.9VTT
50	VGA power circuit
51	CPU_ISL6266 (2phase)
52	D/D ISL6237 3.3V/5V
53	RUN Power Switch
54	DCIN,Batt
55	EMI CAP
56	SMBUS BLOCK
57-58	Power statu & Block diagram

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,48,49,50,51,52,55	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0~S5
+3.3V_ALW	+3.3V	3,13,26,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0~S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0~S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53,55	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,25,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,25,26,27,28,30,33,34,36,38,39,40,41,42,53,55	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,24,25,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,,53,55	CANTIGA/ICH8 POWER	1.5V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,37,48,55	CPU/CANTIGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.5V	4,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	
+5V_ALW2	+5V	37,38,52,53	LED power source	LDO output	

GND PLANE	PAGE	DESCRIPTION
⏏ 8731AGND	46	
⏏ AGND_0.9V	49	
⏏ AGND_DC/DC	52	
⏏ AGND_DC2	48	
⏏ AGND_DDR	49	
⏏ AGND_ISL6260	51	
≡ GND	ALL	







H_D#0	F2	H_D# 0
H_D#1	G8	H_D# 1
H_D#2	F8	H_D# 2
H_D#3	E6	H_D# 3
H_D#4	G2	H_D# 4
H_D#5	H6	H_D# 5
H_D#6	H2	H_D# 6
H_D#7	F6	H_D# 7
H_D#8	D4	H_D# 8
H_D#9	H3	H_D# 9
H_D#10	M9	H_D# 10
H_D#11	J1	H_D# 11
H_D#12	J2	H_D# 12
H_D#13	N12	H_D# 13
H_D#14	J6	H_D# 14
H_D#15	P2	H_D# 15
H_D#16	L2	H_D# 16
H_D#17	R2	H_D# 17
H_D#18	N9	H_D# 18
H_D#19	L6	H_D# 19
H_D#20	M5	H_D# 20
H_D#21	M5	H_D# 21
H_D#22	M3	H_D# 22
H_D#23	N2	H_D# 23
H_D#24	R1	H_D# 24
H_D#25	N5	H_D# 25
H_D#26	N6	H_D# 26
H_D#27	P13	H_D# 27
H_D#28	N8	H_D# 28
H_D#29	L7	H_D# 29
H_D#30	N10	H_D# 30
H_D#31	M3	H_D# 31
H_D#32	Y3	H_D# 32
H_D#33	AD14	H_D# 33
H_D#34	Y6	H_D# 34
H_D#35	Y10	H_D# 35
H_D#36	Y12	H_D# 36
H_D#37	Y14	H_D# 37
H_D#38	Y7	H_D# 38
H_D#39	W2	H_D# 39
H_D#40	AA8	H_D# 40
H_D#41	Y9	H_D# 41
H_D#42	AA13	H_D# 42
H_D#43	AA9	H_D# 43
H_D#44	AA11	H_D# 44
H_D#45	AD11	H_D# 45
H_D#46	AD10	H_D# 46
H_D#47	AD13	H_D# 47
H_D#48	AE12	H_D# 48
H_D#49	AE9	H_D# 49
H_D#50	AA2	H_D# 50
H_D#51	AD8	H_D# 51
H_D#52	AA3	H_D# 52
H_D#53	AD3	H_D# 53
H_D#54	AD7	H_D# 54
H_D#55	AE14	H_D# 55
H_D#56	AE3	H_D# 56
H_D#57	AE3	H_D# 57
H_D#58	AC1	H_D# 58
H_D#59	AC3	H_D# 59
H_D#60	AE11	H_D# 60
H_D#61	AE8	H_D# 61
H_D#62	AG2	H_D# 62
H_D#63	AD6	H_D# 63

HOST

H_A# 3	A14	H_A#3
H_A# 4	C15	H_A#4
H_A# 5	F16	H_A#5
H_A# 6	H13	H_A#6
H_A# 7	C18	H_A#7
H_A# 8	M16	H_A#8
H_A# 9	J13	H_A#9
H_A# 10	P16	H_A#10
H_A# 11	R16	H_A#11
H_A# 12	N17	H_A#12
H_A# 13	M13	H_A#13
H_A# 14	E17	H_A#14
H_A# 15	P17	H_A#15
H_A# 16	G20	H_A#16
H_A# 17	B19	H_A#17
H_A# 18	J16	H_A#18
H_A# 19	E20	H_A#19
H_A# 20	H16	H_A#20
H_A# 21	J20	H_A#21
H_A# 22	L17	H_A#22
H_A# 23	A17	H_A#23
H_A# 24	B17	H_A#24
H_A# 25	L16	H_A#25
H_A# 26	C21	H_A#26
H_A# 27	J17	H_A#27
H_A# 28	H20	H_A#28
H_A# 29	B18	H_A#29
H_A# 30	K17	H_A#30
H_A# 31	B20	H_A#31
H_A# 32	F21	H_A#32
H_A# 33	K21	H_A#33
H_A# 34	L20	H_A#34
H_A# 35		H_A#35


H_ADS#	H12	H_ADS# 3
H_ADSTB# 0	B16	H_ADSTB#0 3
H_ADSTB# 1	G17	H_ADSTB#1 3
H_BNR#	A9	H_BNR# 3
H_BPRI#	F11	H_BPRI# 3
H_BREQ#	G12	H_BREQ# 3
H_DEFER#	E9	H_DEFER# 3
H_DBSY#	B10	H_DBSY# 3
H_DBSY# 3	AH7	H_DBSY# 3
HPLL_CLK	AH6	CLK MCH BCLK 17
H_DPWR#	J11	CLK MCH BCLK# 17
H_DRDY#	E9	H_DPWR# 3
H_HIT#	H9	H_DRDY# 3
H_HITM#	E12	H_HIT# 3
H_LOCK#	H11	H_HITM# 3
H_TRDY#	C9	H_LOCK# 3
		H_TRDY# 3

H_DIN# 0	J8	H_DIN#0 3
H_DIN# 1	L3	H_DIN#1 3
H_DIN# 2	Y13	H_DIN#2 3
H_DIN# 3	Y1	H_DIN#3 3

H_DSTBN# 0	L10	H_DSTBN#0 3
H_DSTBN# 1	M7	H_DSTBN#1 3
H_DSTBN# 2	AA5	H_DSTBN#2 3
H_DSTBN# 3	AE6	H_DSTBN#3 3
H_DSTBP# 0	L9	H_DSTBP#0 3
H_DSTBP# 1	M8	H_DSTBP#1 3
H_DSTBP# 2	AA6	H_DSTBP#2 3
H_DSTBP# 3	AE5	H_DSTBP#3 3

H_REQ# 0	B15	H_REQ#0 3
H_REQ# 1	K13	H_REQ#1 3
H_REQ# 2	F13	H_REQ#2 3
H_REQ# 3	B13	H_REQ#3 3
H_REQ# 4	B14	H_REQ#4 3
H_RS# 0	B6	H_RS#0 3
H_RS# 1	E12	H_RS#1 3
H_RS# 2	CR	H_RS#2 3






CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIEx1 is operational (default). High=SDVO and PCIEx1 are operating simultaneously via PEG port
	SDVO_CTRL_DATA	SDVO Present
	SDVO_CTRL_DATA	Low=No SDVO Device Present (default) High=SDVO Device Present



File: Cantiga (HOST)		
Size	Document Number	Rev
	GMS	B2A
Date:	Wednesday, June 25, 2008	Sheet 6 of 62




UMA: Places R721, R726 to 10 ohm.
Dis: Please R721, R726 to 0 ohm.






QUANTA












COMPUTER


Title Cantiga (HOST)		
Size GM5	Rev B2A	
Date Wednesday, June 25, 2008	Sheet 8	of 62

















SLAVE







Add capacitor pads for improving WWAN.



CLK_LPC_DEBUG FOR DEBUG
NEED POP RESISTOR




CK505
QFN64





to ATI VGA


POP RESISTOR FOR UMA



POP for ITP use



UMA without iAMT





SMbus address D2







These are for
backDrive issue.

27M_SEL



27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout

QUANTA
COMPUTER









PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE






GDDR2 16MX16 MEMORY




GDDR2 16MX16 MEMORY




FOR ATI&UMA DIFFERENT LVDS PATH




M86-LP











Panel Power







Shunt capacitors on LVDS for improving WGAN.


















16Mbit (2M Byte), SPI





RTC BATTERY







Place as close as possible to WWAN connector




MiniCard WLAN connector





Support for WoW









Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.





Place ESD diodes as close as USB connector.



USB_SIN_SIDE_EN# can control whether USB can supply power for external device at S5 mode


Place one 150uF cap by each USB connector.

E-SATA Re-driver



left side



USB + E-SATA





Title	External USB	Rev	B2A
Size	Document Number		
	GMS		
Date:	Wednesday, June 25, 2008	Sheet	35 of 62

SATA Connector.




Second HDD





Place caps close to Second HDD connector.








Master




ODD Connector




File	SATA (HDD&CD_ROM)		
Size	Document Number	Rev	B2A
GMS			
Date	Wednesday, June 25, 2008	Sheet	38 of 62




HDD activity LED.




WLAN



BT / UWB LED




Power & Suspend.




SLED2:AP detection


Battery status.




Sniffer LED




Sniffer Switch




Sniffer Switch ON/OFF



Power Switch









Biometric







Title			SWITCH, KEYBOARD & LED
Size	Document Number	Rev	
	GM5	B2A	
Date:	Wednesday, June 25, 2008	Sheet	38 of 62








GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB






INTERNAL SPEAKER AMP



AZALIA (HD) CODEC



Headphone Jack Stereo MIC Jack




Layout Note:
Place close to CODEC.



**QUANTA
COMPUTER**

Title AUDIO CONN		
Size GMS	Document Number GMS	Rev B2A
Date Wednesday, June 25, 2008	Sheet 41	of 62

TRANSFORM




MGG3S-00006 or H5120NL



layout note:
cap should close to transformer
one cap mapping one pin


Reserved for EMI.







layout note:
cap should close to CONN

Reserved for EMI.

RJ-45 Connector










TABLE 1

ADAPTER(W)	TRIP CURRENT (A)	PR152	PR157	PR153	PR154
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28 (see note3)	32.4K	6.49K	115	N/A

Note 1: PR96 is populated if ADAPT_TRIP_SEL is used to program for the next lower adaptor.

ADAPT_TRIP_SET is floating for the higher adaptor, grounded for the lower adaptor.

Note 2: 24.9K at PR96 allows the 65W adaptor setting to switch down to 45W.

Note 3: PR35 must be 5mOhms instead of 10mOhms for the 230W adaptor.





Title
Charger (SL88731)

Size	Document Number	Rev
GM5		B2A
Date:	Wednesday, June 25, 2008	Sheet 46 of 62

**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title		
Size	Document Number	Rev
	GM5	B2A
Date:	Wednesday, June 25, 2008	Sheet 47 of 62





TON	OPEN	REF
Frequency	300K	450K

ILIM	$I_{ovp} = (2 * (R_b / (R_a + R_b)) * 0.1 * (1 / R_{DS(on)}) + (I_{\Delta} / 2)$
SKIP#	AVDD = Low-noise, forced-PWM mode. GND = Pulse-skipping operation.
OV/UV	The overvoltage limit is 116% of Vout. The undervoltage limit is 70% of Vout.


GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
HIGH	HIGH	1.1V

QUANTA COMPUTER


Title: VGA DC/DC






Size: Document Number: GMS Rev: B2A

Date: Wednesday, June 25, 2008 Sheet: 50 of 62




DC/DC +3V_ALW/+5V_SUS/+5V_ALW /+15V_ALW







Reserve discharge path



Reserve discharge path





Title
DCIN,BATT CONNECTOR



Size
Document Number
GM5

Rev
B2A

Date: Wednesday, June 25, 2008 Sheet 54 of 62

Reserved for EMI.

Stitching caps



Page 26
SATA (HDD&CD_ROM)

Page 27
PCCARD /CONN

Page 31
SIO(MEC5025)

Page 38
Azelia CODEC




Page 40
LAN(BCM5755M)

Page 48
1.5VRUN,1.05V(VTT)

Page 49
1.25V,1.8V,0.9V

Page 51
CPU_MAX8786(3phase)

Page 52
D/D Power



POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH					
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M1	LOW	HIGH	HIGH					
S5 (SOFT OFF) / M1	LOW	HIGH	LOW					
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH					
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW					

PM TABLE

State \ power plane	+3.3V_ALW +3.3V_RTC_LDO +3.3V_WLAN +5V_ALW +15V_ALW	+1.8V_SUS +1.8V_LOM +3.3V_LAN +3.3V_SUS +5V_SUS	+0.9V_DDR_VTT +1.05V_VCCP +1.25V_RUN +1.5V_CARD +1.5V_RUN +3.3V_CARD +3.3V_CARDAUX +3.3V_R5C832 +3.3V_RUN	+3.3V_RUN_CARD +2.5V_RUN +5V_MOD +5V_RUN +5V_SPK_AMP +CPU_PWR_SRC +VCC_CORE +VDDA	+DC_IN +DC_IN_SS +PWR_SRC +RTC_CELL
S0	ON	ON	ON		ON
S3	ON	ON	OFF		ON
S5 S4/AC	ON	OFF	OFF		ON
S5 S4/AC don't exist	OFF	OFF	OFF		ON

PCI TABLE


PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C833	AD17	REQ#0 / GNT#0	PIRQB: 1394 PIEQD: Card reader

ICH9-M	USB PORT#	DESTINATION
	0	Side pair Top / left
	1	Side pair bottom / left
	2	Side pair top/right(DB)
	3	Side pair Bot right(DB)
	4	WLAN
	5	Mini Card (WWAN)
	6	Mini Card (WPAN)
	7	Express Card
	8	USB W/ E-SATA port
	9	Reserved
	10	Biometric
ECE 5011	11	Camera
	1	None
	2	None
	3	None
	4	None

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	MINI CARD-3 WPAN
Lane 4	Express Card
Lane 5	None
Lane 6	None

GM3 Power Design Block Diagram

2007/09/06



[illegible]

Model	Item	Page	Date	Rev.	Description
Pacino	1	25	6/6	2008	Change L64, L66, L70, L72 to CXC9000J000.
Av	2	43	6/6	2008	Change L89 to DB6FKSLAN03.
of	3	09	6/6	2008	Change D28 to BC03DK45004.
Intel	4	66	6/6	2008	Change PQ4, PQ24 to BAAH6350001.
	5	53	6/6	2008	Change PQ17 to BAAH5603002.
	6	25	6/11	2008	Reserve R9999, R10000, R10001, R10002, C9495, C9496, C9497, C9498 for EM solution.
	7	6	6/11	2008	Change R187, R212 pull high to +3.3V, R187 to solve backdrive in S3.
	8	14	6/11	2008	Change C957 from CH4220KMB81 to CH71001MB82
	9	48	6/11	2008	Change PC169 from CH73KMB826 to CH722KMT800
	10	54	6/11	2008	Change JBA71 from DFHD08MR013 to DFHD08MR019
	11	11,14	6/11	2008	Change U48 from AJQ9Q720T075 to AJQ9T130T071
	12	35	6/11	2008	Change J5081 from DFH504FR126 to DFH511FR018
	13	4,8,9	6/11	2008	Change C96, C188, C243, C438 to CH71001MB82
	14	40	6/11	2008	Change J3 from DFHD04MR040 to DFWP4FR001
	15	38	6/11	2008	Change SW1 from DHL5LS12P93 to DHL5LS12P91
	16	35	6/11	2008	Change L17, L20, L50 from CX05Q2T1001 to DC0900A4014
	17	50	6/11	2008	Change PQ1 from BAA00350000 to BAAH6350024
	18	51,46	6/11	2008	NC PCL31, PC129, PC197. PC84 depended on internal notice.
	19	25	6/11	2008	Change U13 to UMAA part.
	20		6/11	2008	Delete reserved 0-ohm resistors: R182, R139, R226, R144, R145, R181, R248, R197, R198, R188, R189, R173, R195, R177, R208, R174, R196, R178, R215, R201, R176, R200, R179, R202, R175, R199, R180, R155, R152, R154, R149, R150, R228, R883, R717, R716, R241, R230, R206, R209, R220, R212, R245, R846, R847, R140, R848, R730, R842, R815, R871, R778, R769, R718, R864, R847, R868, R865, R709, R701, R700, R864, R105, R143, R777, R81, R78, R182, R186, R104, R767, R768, R863, R437, R547, R576, R575, R578, R428, R424, R422, R420, R423, R486, RPR14, PRA, PRA, PRA51.
	21	42	6/12	2008	Change R325 to 20K-ohm and R311 to 20K-ohm for LAN chip, BCM5783AM.
	22	48	6/12	2008	Change PQ32 & PQ33 subsystem ID to PWR-Plane Regulator_1p05v1p0v.
	23	46,48	6/12	2008	Change PL3 to CV-58857ZD4 & PL7 to DC-15A00002.
	24	48	6/12	2008	Populate PC187 by power's request.
	25	14	6/12	2009	Change U53 to DELL PSL LDD part and schematic
	26	40	6/12	2009	Change audio codec U31 to revision C1, AL73C1X5803 for ST build.
	27	25	6/12	2009	For HDMI pre-test item, DCC/CEC capabilities, and I/O-Capacitance MDIOs on SM BUS between HDMI connector and PIVPG4ALL1SZDE.
	28	6/12	6/12	2009	Change C96, C98, C187, C438, C188, C243, C435, C259, C383, C957 to 220uF CAP2.5V, CH722LMB816.
	29	28	6/12	2009	Depopulate RE19, because RSCE33 don't need PMER.
	30	31	6/12	2009	Change the B10 to ST stage.
	31		6/12	2009	Change L87, L86, L91, L20, L17, L50, L46 to CXC9000J000.
	32	38	6/12	2009	Change SW1 to DHL5LS12P93
	33	41, 52	6/12	2009	Delete reserved 0-ohm resistors R826 and PR82.
	34	52	6/12	2009	Reserve a CAP200 for glitch reducing of TEMP_FAIL.
	35	33	6/12	2009	Change C555 to 100uF CAP, CH710M1800.
	36	15, 52	6/18	2010	DELL's request on thermal pad pin
	37	50	6/18	2010	Change PR119 to CS2423P915/0603, PR116 to CS3863P30A0/0603, PR118 to CS4837P801/0402, R1209 to CS1809P913/0603, PR183 to CS4110P808/0402, PRL88 to CS2200P801/0402 to meet GPU core voltage step: 0.9V, 0.95V and 1.1V.
	38	3,4	6/23	2009	Change CPU socket(L42) PIN to DGT*6000001(Foxconn)
	39	3	8/23	2009	NC R116 for H_RESETr glitch.
	40	25	6/24	2009	Fine-tune the emphasis and the equalization of HDMI. 1. Pull OC3, OC2 to high and Pull OC1, OC3 to low. 2. Pull EQ_1 to low and pull EQ_0 to high.
	41	15	6/24	2009	Change JDM1 to H=5.6mm connector, DGMK0000015 and JDM2 to H=10.1mm connector, DGMK0000016.
	42	31	8/28	2009	NC R603, R704 and populate R593 for activating platform reset signal.

	6	5	4	3	2	1
	Model	Item	Page	Date	Rev.	Description
F	Pacino MV of Intel					
E						
D						
C						
B						
A						
QUANTA COMPUTER TitleA00 change list SizeGM3 Document Number RevB2A DateWednesday, June 25, 2008Sheet62 of 62						