


PB3 Block Diagram







1



QUANTA COMPUTER










Size: Document Number: PB3 Main Board Rev 1A

Date: Wednesday, October 03, 2007 Sheet 1 of 35




14.318MHz

internal have already build-in 33ohm damping resistor



CPU Clock select

FSC BSEL2	FSB BSEL1	FSA BSEL0	CPU	SRC	PCI	REF	USB	DOT	Spread %
0	0	0	266.66	100	33.33	14.318	48	96	0.5 Down
0	0	1	133.33	100	33.33	14.318	48	96	0.5 Down
* 0	1	0	200.00	100	33.33	14.318	48	96	0.5 Down
0	1	1	166.66	100	33.33	14.318	48	96	0.5 Down
1	0	0	333.33	100	33.33	14.318	48	96	0.5 Down
1	0	1	100.00	100	33.33	14.318	48	96	0.5 Down
1	1	0	400.00	100	33.33	14.318	48	96	0.5 Down
1	1	1	200.00	100	33.33	14.318	48	96	0.5 Down



ITP_EN(PIN8)			
LOW : PIN43/44 SRC			
HIGH : PIN43,44 CPUTIP			
PCIE_REQ1#	PCIE_L0	PCIE_L6	
PCIE_REQ2#	PCIE_L1	PCIE_L8	
PCIE_REQ3#	PCIE_L2	PCIE_L4	
PCIE_REQ4#	PCIE_L3	PCIE_L5	PCIE_L7

PIN 64 : High for REQ_SEL
Low for PCICLK output

VREF
Keep Rpull-up=1K ohm and variable Rpull-down to measure CPU and PCIeX Vtop

Rpull-up R703	Rpull-down R704	CPU-T Vtop (mV)	PCIEX-T Vtop (mV)
1K	203	836	933
1K	222	799	906
1K	236	774	868
1K	275	721	834
1K	298	688	797
1K	329	664	778
1K	362	615	726
1K	372	595	706
1K	380	566	671
1K	385	513	634

PIN 5 R717	PIN 9 R715	PIN 14/15
LO (10K)	LO (10K)	PCIEX9
HI (NC)	HI (NC)	DOT96
LO (10K)	LO (10K)	PCIEX9
HI (NC)	HI (NC)	DOT96

**QUANTA
COMPUTER**


Size Document Number

Clock Generator

Date: Wednesday, October 03, 2007 Sheet 2 of 35

Rev 1A




03



CPU Power & GND

<http://hobi-elektronika.net>

04





ICCODE:
for Merom processors
recommended design
target is 44A

ICCP:
1.before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A

ICCA 130mA


Layout Note:
Place C105 near PIN
B26.




QUANTA
COMPUTER

Size	Document Number	CPU-Power/NC	Rev 1A
Date:	Wednesday, October 03, 2007	Sheet 4 of 35	

05







MCH_CFG_5 Low = DMIx2
High = DMIx4(Default)


MCH_CFG_9 Low = Reverse Lane
High = Normal operation(Default)

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	All-Z Mode Enable
1	1	Normal operation(Default)

MCH_CFG_16 Low = ODT Disable
High = ODT Enable(Default)

MCH_CFG_19 Low = Normal operation(Default)
High = Reverse Lane

MCH_CFG_20 Low = Only SDVO or PCIE X1 is
operational(Default)
High = SDVO and PCIE X1 are operating
simultaneously via the PEG port




Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin



QUANTA
COMPUTER



Size	Document Number	Rev
	Crestline-DDR II	1A
Date:	Wednesday, October 03, 2007	Sheet 7 of 35

QUANTA
COMPUTER

Crest line - Power

<http://hobi-elektronika.net>

09



CRT/TV Disable/Enable guideline











External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TVC_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TVDAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TVA_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TVB_DAC	3.3V	GND	VCCSYNC	3.3V	GND

LVDS Disable/Enable guideline

External VGA with EV@part, Internal VGA with IV@ part

Signal	If SDVO Disable LVDS Disable	If LVI enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TX_LVDS	GND	1.8V




**QUANTA
COMPUTER**










Size	Document Number	Crestline-Power	Rev
Date:	Wednesday, October 03, 2007	Sheet	9 of 35

DDRII - SO DIMM

<http://hobi-elektronika.net>

10








HDMI I2C pull-high to 5V



QUANTA
COMPUTER






**QUANTA
COMPUTER**


Size	Document Number	Rev
	NVG73M Memory I/F	1A
Date:	Wednesday, October 03, 2007	Sheet 13 of 35



256Mb : AKD5JGAT^05
512Mb : AKD59G-T^01


256Mb : AKD5JGAT^05
512Mb : AKD59G-T^01





14












Board ID	940 GML (0:0)	945GM (0:1)	PM+G72 (1:0)	PM+G73 (1:1)
ID0	R658 Stuff	R658 Stuff	R655 Stuff	R655 Stuff
ID1	R668 Stuff	R669 Stuff	R668 Stuff	R669 Stuff




**QUANTA
COMPUTER**




**QUANTA
COMPUTER**

Size	Document Number	ICH8-M Power	Rev 1A
Date: Wednesday, October 03, 2007 Sheet 19 of 35			




For E version change




PDF created with FinePrint pdfFactory Pro trial version <http://www.fineprint.com>


Panel VCC Control




Backlight Control




LCD Connector




Lid




HDMI I2C pull-high to 5V



HDMI



EMI Reserve




**QUANTA
COMPUTER**

Size	Document Number	Rev
	LCD, HDMI	1A
Date:	Wednesday, October 03, 2007	Sheet 21 of 35

R5C832-PCI & 1394

<http://hobi-elektronika.net>

22



<http://hobi-elektronika.net>




Mini PCI-E Card WLAN







Mini PCI-E Card



Rev	1A
Model	R5C832 4in1, NewCard, Mini PCIE




Place close IC side



88E8039/88E8055

Giga: P/N: AJ080550002
10/100M: P/N: AJ080390005

FCE P/N: BG62500C03
P/N: BG62500486




1G -- FCE NS892402P DB0ZH1LAN06
10/100 -- FCE NS892404 DBED2LLAN05

Codec Conexant & Amp.

<http://hobi-elektronika.net>

25

VDDIO is used in determining which HD Audio bus voltage is present on the system. When VDDIO is +1.5V, the device will use 1.5V signaling on the HDA interface pins; when VDDIO is +3.3V, the device will use 3.3V signaling on the HDA interface pins.



16	PDD[0..15]	PDD[0..15]
16	PDDREQ	PDDREQ
16	PDIO#	PDIO#
16	PDIOR#	PDIOR#
16	PDIORDY	PDIORDY
16	PDDACK#	PDDACK#
16	IRQ14	IRQ14
16	PDA1	PDA1
16	PDA0	PDA0
16	PDCS1#	PDCS1#
16	PDA2	PDA2
16	PDCS3#	PDCS3#

17,18,24 PLTRST#

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

PDD7
PDD6
PDD5
PDD4
PDD3
PDD2
PDD1
PDD0
PDIOW#
PDIORDY#
IRO14
PDA1
PDA0
PDCS1#
ODDLED#

PDD8
PDD9
PDD10
PDD11
PDD12
PDD13
PDD14
PDD15
PDDREQ
PDIOR#
PDDACK#
PDA2
PDCS3#

R204 10K VCC5

80 mils

ODD_V5

R217 470 0603

C759 0.1U
C756 1000P_0603
C757 0.1U
C754 10U_0805

IN for Master
NC for Slave

RES-TYPE

CDR-800194MR050S117ZL-50P

80 mils

27

[illegible][illegible][illegible]

The schematic diagram illustrates the FANPWR = 1.6*VSET circuit. Key components and connections include:




- U5 (G995):** A central IC with pins VIN, VON#, VSET, and GND. It is connected to a 3VPCU source via R400 (100K) and to a MOSFET (Q29) via its VON# pin.
- Q29 (2N7002E-LF):** A MOSFET that drives the fan motor, connected to the 3VPCU source and the fan motor.
- Passive Components:** Resistors R400 (100K) and R399 (10K) are used for signal conditioning. Capacitors C57 (10U_0805), C620 (0.01U_0603), and C621 (4700P_0603) are used for filtering and timing.
- Inputs/Outputs:** The circuit includes a THERM_ALERT# input, a V_FAN input, and a CON12 connector for fan status monitoring.

[illegible]



The schematic diagram illustrates the connection of the MAX6648 module to a microcontroller. The module includes a MAX6648 chip (U30) with pins for VCC, DXP, DXN, -OVT, SMCLK, SMDATA, -ALT, and GND. It also features a thermistor (R402) and capacitors (C629, C631, C626). The module is connected to a microcontroller (U1) via I2C (SDA, SCL) and a thermistor signal (THERM_ALERT#).

 QUANTA COMPUTER		Rev 1A
Size	Document Number	
SATA, ODD, Thermal, BT, FP, TP, FAN		
Date:	Wednesday, October 03, 2007	Sheet 26 of 35


120 mils




Pinout diagram for the AF720L-A2G1T-20P-L connector. The diagram shows 20 pins connected to various signals. Pin 1 is 3VPCU0, Pin 2 is 5VPCU0, Pin 3 is VCC50, Pin 4 is NBSWON#, Pin 5 is ECU#, Pin 6 is RF_SW#, Pin 7 is MODE_ON#, Pin 8 is NUMLED#, Pin 9 is SUSLED#, Pin 10 is ECO_LED#, Pin 11 is RF_LED#, Pin 12 is MODE_LED#, Pin 13 is CAPSLED#, Pin 14 is BATLED0#, Pin 15 is BATLED1#, Pin 16 is ODD_LED#, Pin 17 is SW, Pin 18 is SW, Pin 19 is SW, Pin 20 is SW. A ground symbol is shown at the bottom right.









Size	Document Number	Rev
	Keyboard, USB, CIR, SW	1A
Date:	Wednesday, October 03, 2007	Sheet 27 of 35







For E version change







2,3,4,5,8,9,16,19,21,27 VCCP
3,4,9,17,19,21,23,27,29 VCC1.5
6,9,19 +1.25V
11,13,29 VGA1.2V







BATT-TYPE	
High	Low
Li-ion 4S2P Li-ion 4S1P Ni-MH 8S1P	Li-ion 3S2P



TEMP_MBAT voltage :		
	System Off	System On
Battery	0V	1.6V
Adapter	3.3V	3.3V
Battery+Adapter	1.6V	1.6V

MBATV voltage :	
Li-ion 4S*P	$16.8V \times 40.2 / (200 + 40.2) = 2.812V$ $12.0V \times 40.2 / (200 + 40.2) = 2.008V$
Ni-MH 8S1P	$8.0V \times 40.2 / (200 + 40.2) = 1.34V$