








UM9 UMA SYSTEM DIAGRAM







PDC (Power Cap quantities follow UM3)



PLL_REF_SSCLK: Embedded
Display Port PLL Differential Clock
In. If no eDP, do we need
implement these R?

	DIS	SG
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA



Scan Chain (Default)	STUFF -> Ra, Rc, Re NO STUFF -> Rb, Rd
CPU Only	STUFF -> Ra, Rb NO STUFF -> Rc, Rd, Re
GMCH Only	STUFF -> Rd, Re NO STUFF -> Ra, Rb, Rc

Quanta Computer Inc.
PROJECT : UM9 UMA
PROCESSOR 1/4(HOST&PEX)

Size	Document Number	Rev
Date: Monday, February 01, 2010	Sheet 3 of 51	1A

The image displays two detailed pinout diagrams for the iPGA, R1P0, showing connections for U11C and U11D. The diagrams include DDR SYSTEM MEMORY A and B, and various control signals like M_A_DQ, M_B_DQ, M_A_BS, M_B_BS, M_A_CAS, M_B_CAS, M_A_RAS, M_B_RAS, M_A_WE, M_B_WE. A note indicates that DM signals are not present on Clarkfield processor and can be left as NC on Clarkfield side and connect directly to GND on So-DIMM side for Clarkfield design only.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.

Name different with power

C324	*22U/6.3V 8 NC	AG35
C334	*22U/6.3V 8 NC	AG34
C330	*22U/6.3V 8 NC	AG32
C329	*22U/6.3V 8 NC	AG31
C41	*22U/6.3V 8 NC	AG30
C40	*22U/6.3V 8 NC	AG29
C325	*22U/6.3V 8 NC	AG27
C316	*22U/6.3V 8 NC	AG26
C333	*22U/6.3V 8 NC	AG25
C54	*22U/6.3V 8 NC	AG24
C42	*22U/6.3V 8 NC	AG23
C336	*22U/6.3V 8 NC	AG22
C328	*10U/6.3V 8 NC	AG21
C32	*10U/6.3V 8 NC	AG20
C31	*10U/6.3V 8 NC	AG19
C323	*10U/6.3V 8 NC	AG18
C53	*10U/6.3V 8 NC	AG17
C39	*10U/6.3V 8 NC	AG16
C49	*10U/6.3V 8 NC	AG15
C30	*10U/6.3V 8 NC	AG14
C28	*10U/6.3V 8 NC	AG13
C339	*10U/6.3V 8 NC	AG12
C317	*10U/6.3V 8 NC	AG11
C31	*10U/6.3V 8 NC	AG10
C322	*10U/6.3V 8 NC	AG9
C55	*10U/6.3V 8 NC	AG8
C335	*10U/6.3V 8 NC	AG7
C33	*10U/6.3V 8 NC	AG6

Follow UM3

U11F

VCC1	VCC2	VCC3	VCC4	VCC5	VCC6	VCC7	VCC8	VCC9	VCC10	VCC11	VCC12	VCC13	VCC14	VCC15	VCC16	VCC17	VCC18	VCC19	VCC20	VCC21	VCC22	VCC23	VCC24	VCC25	VCC26	VCC27	VCC28	VCC29	VCC30	VCC31	VCC32	VCC33	VCC34	VCC35	VCC36	VCC37	VCC38	VCC39	VCC40	VCC41	VCC42	VCC43	VCC44	VCC45	VCC46	VCC47	VCC48	VCC49	VCC50	VCC51	VCC52	VCC53	VCC54	VCC55	VCC56	VCC57	VCC58	VCC59	VCC60	VCC61	VCC62	VCC63	VCC64	VCC65	VCC66	VCC67	VCC68	VCC69	VCC70	VCC71	VCC72	VCC73	VCC74	VCC75	VCC76	VCC77	VCC78	VCC79	VCC80	VCC81	VCC82	VCC83	VCC84	VCC85	VCC86	VCC87	VCC88	VCC89	VCC90	VCC91	VCC92	VCC93	VCC94	VCC95	VCC96	VCC97	VCC98	VCC99	VCC100
------	------	------	------	------	------	------	------	------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	--------

IC_AUB_CFD_PGAR1P0

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES

VTT0_1	VTT0_2	VTT0_3	VTT0_4	VTT0_5	VTT0_6	VTT0_7	VTT0_8	VTT0_9	VTT0_10	VTT0_11	VTT0_12	VTT0_13	VTT0_14	VTT0_15	VTT0_16	VTT0_17	VTT0_18	VTT0_19	VTT0_20	VTT0_21	VTT0_22	VTT0_23	VTT0_24	VTT0_25	VTT0_26	VTT0_27	VTT0_28	VTT0_29	VTT0_30	VTT0_31	VTT0_32
--------	--------	--------	--------	--------	--------	--------	--------	--------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------

18A

AH14	AH12	AH11	AH10	AH9	AH8	AH7	AH6	AH5	AH4	AH3	AH2	AH1	AH0	AH14	AH12	AH11	AH10	AH9	AH8	AH7	AH6	AH5	AH4	AH3	AH2	AH1	AH0	AH14	AH12	AH11	AH10	AH9	AH8	AH7	AH6	AH5	AH4	AH3	AH2	AH1	AH0
------	------	------	------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	------	------	------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

Please note that +VCC GFX_CORE should be 1.05V in Auburndale

VTT Rail Values are Auburndal VTT=1.05V Clarkfield VTT=1.1V

VTT0_33	VTT0_34	VTT0_35	VTT0_36	VTT0_37	VTT0_38	VTT0_39	VTT0_40	VTT0_41	VTT0_42	VTT0_43	VTT0_44
---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------

PSI#	AN33	H_PSI#	(45)
VID[0]	AK35	VID0	(45)
VID[1]	AK33	VID1	(45)
VID[2]	AL35	VID2	(45)
VID[3]	AL34	VID3	(45)
VID[4]	AL33	VID4	(45)
VID[5]	AM33	VID5	(45)
VID[6]	AM34	VID6	(45)

VTT_SELECT	G15	TP17
------------	-----	------

ISENSE	AN35	I_MON	(45)
VTT_SENSE	B15	VTT_SENSE	(44)
VSS_SENSE_VTT	A15		

VCC_SENSE	AJ34	VCCSENSE	(45)
VSS_SENSE	AJ35	VSSSENSE	(45)

U11G

AT21	VAXG1	AT19	VAXG2	AT18	VAXG3	AT16	VAXG4	AT15	VAXG5	AT14	VAXG6	AT13	VAXG7	AT12	VAXG8	AT11	VAXG9	AT10	VAXG10	AT9	VAXG11	AT8	VAXG12	AT7	VAXG13	AT6	VAXG14	AT5	VAXG15	AT4	VAXG16	AT3	VAXG17	AT2	VAXG18	AT1	VAXG19	AT0	VAXG20	AT19	VAXG21	AT18	VAXG22	AT17	VAXG23	AT16	VAXG24	AT15	VAXG25	AT14	VAXG26	AT13	VAXG27	AT12	VAXG28	AT11	VAXG29	AT10	VAXG30	AT9	VAXG31	AT8	VAXG32	AT7	VAXG33	AT6	VAXG34	AT5	VAXG35	AT4	VAXG36
------	-------	------	-------	------	-------	------	-------	------	-------	------	-------	------	-------	------	-------	------	-------	------	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------	------	--------	------	--------	------	--------	------	--------	------	--------	------	--------	------	--------	------	--------	------	--------	------	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------	-----	--------

GRAPHICS

POWER

FDI

PEG & DMI

SENSE LINES

GRAPHICS VIDS

DDR3 - 1.5V RAILS

1.1V

1.8V

VAXG_SENSE	AR22	VCC_AXG_SENSE	(49)
VSSAXG_SENSE	AT22	VSS_AXG_SENSE	(49)
GFX_VID[0]	AM22	GFXVR_VID_0	(49)
GFX_VID[1]	AP22	GFXVR_VID_1	(49)
GFX_VID[2]	AN22	GFXVR_VID_2	(49)
GFX_VID[3]	AP23	GFXVR_VID_3	(49)
GFX_VID[4]	AM23	GFXVR_VID_4	(49)
GFX_VID[5]	AT24	GFXVR_VID_5	(49)
GFX_VID[6]	AN24	GFXVR_VID_6	(49)
GFX_VR_EN	AR25	GFXVR_EN	(49)
GFX_DPRSLPVR	AT25		
GFX_IMON	AM24	GFXVR_IMON	(49)
VDDQ1	AJ1	1U/6.3V	
VDDQ2	AE1	1U/6.3V	
VDDQ3	AE7	1U/6.3V	
VDDQ4	AE4	1U/6.3V	
VDDQ5	AC1	1U/6.3V	
VDDQ6	AB7	22U/6.3V 8	
VDDQ7	Y1	22U/6.3V 8	
VDDQ8	W7	330U/2V 7343	
VDDQ9	W4		
VDDQ10	U1		
VDDQ11	T7		
VDDQ12	T4		
VDDQ13	P1		
VDDQ14	N7		
VDDQ15	N4		
VDDQ16	L1		
VDDQ17	H1		
VDDQ18			
VTT0_59	P10	10U/6.3V 8	
VTT0_60	N10	*10U/6.3V 0805 NC	
VTT0_61	L10	22U/6.3V 8	
VTT0_62	C51	*22U/6.3V 8 NC	
VTT0_63	J22		
VTT1_64	J20		
VTT1_65	J18		
VTT1_66	H21		
VTT1_67	H20		
VTT1_68	H19		
VCCPLL1	L26	22U/6.3V 8	
VCCPLL2	L27	4.7U/6.3V	
VCCPLL3	M26	2.2U/6.3V	
	C36	1U/6.3V	
	C326	1U/6.3V	


VID0	R282	1K/J 4	
	R271	*1K/J 4 NC	
VID1	R294	1K/J 4	
	R273	*1K/J 4 NC	
VID2	R283	1K/J 4	
	R272	*1K/J 4 NC	
VID3	R285	*1K/J 4 NC	
	R274	1K/J 4	
VID4	R298	*1K/J 4 NC	
	R277	1K/J 4	
VID5	R289	1K/J 4	
	R279	*1K/J 4 NC	
VID6	R286	*1K/J 4 NC	
	R275	1K/J 4	
DPRSLPVR	R287	1K/J 4	
	R276	*1K/J 4 NC	
H_PSI#	R270	*1K/J 4 NC	
	R268	1K/J 4	

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V
C397 close to R8361



Quanta Computer Inc.
PROJECT : UM9 UMA

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



```
CFG[ 1:0 ] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG
```




PROJECT : UM9 UMA


Size	Document Number	Rev
	PROCESSER 4/4 (GND)	1A
Date:	Wednesday, January 27, 2010	Sheet 6 of 51

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

INTVRMEN - Integrated SUS 1.1V VRM Enable
High - Enable Internal VRs




IBEX PEAK-M (HDA,JTAG,SATA)



IbexPeak-M_Rev1_0


1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.



TPM ENABLE/DISABLE
From UM3


TPM Function	
Enable	Mount
Disable	NC (Default)

For AUDIO




No Reboot strap.
SPKR Low = Default.
High = No Reboot.

RTC 1mA





FM9, UM3 use 1%





UMA CRT, LVDS&HDMI signals

IBEX PEAK-M (LVDS,DDI)




For UMA HDMI Function




Quanta Computer Inc.
PROJECT : UM9 UMA

IBEX PEAK-M (DMI,FDI,GPIO)




BATLOW#/GPIO72 Internal 20K PU



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH



Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable



Boot BIOS Strap		
PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default

 Quanta Computer Inc. PROJECT : UM9 UMA			
Size	Document Number	Rev	
	PCH 3/5 (PCI,ONFI,USB,DMI)	1A	
Date:	Monday, February 01, 2010	Sheet	9 of 51





11





PROJECT : UM9 UMA

Size	Document Number	Rev
	PCH 5/5 (POWER)	1A
Date:	Monday, February 01, 2010	Sheet 11 of 51






























Place these Caps near So-Dimm1.
Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%





Quantities and M1/M3 follow UM3
Locations follow PDC

9/28
Del H1&H2









9/28






Quanta Computer Inc.
PROJECT : UM9 UMA

Support the new imbedded diagnostics.



Shunt capacitors on LVDS for improving VVWAN.



UM3

This page to CRT board





Quanta Computer Inc.

PROJECT : UM9 UMA

Size	Document Number	Rev
	CRT CONN	1A
Date:	Wednesday, January 27, 2010	Sheet 23 of 51

To CRT BOARD

[illegible]

http://hobi-elektronika.net

SD D2
SD D3
SD D4
SD CMD
SD D5

MS CLK
MS D3
MS D2
MS D0
MS D1
MS BS

SD CLK
SD D6
SD D7
SD D0
SD D1

SD-9(D2)
SD-1(D3)
MMC-10(D4)
SD-2(SD_CMD)
MMC-11(D5)
SD-3(VSS)
SD-4(VDD)
SD-9(VCC)
MS-8(SCLK)
MS-7(D3)
MS-6(INS)
MS-5(D2)
MS-4(D0)
MS-3(D1)
MS-2(BS)
MS-1(VSS)
SD-5(CLK)
MMC-12(D6)
SD-6(D7)
MMC-13(D7)
SD-7(D0)
SD-8(D1)

SD(SW.COM)
SD(SW.CD)
XD-1(CDSW)
XD-0(GND)
XD-2(R/-B)
XD-3(RE)
XD-4(CE)
XD-5(CLE)
XD-6(ALE)
XD-7(WE)
XD-8(WP)
XD-9(GND)
XD-10(D0)
XD-11(D1)
XD-12(D2)
XD-13(D3)
XD-14(D4)
XD-15(D5)
XD-16(D6)
XD-17(D7)
XD-18(VCC)
SD(SW.WP)

SD CD#
XD CD#
XD RDY
XD RE#
XD CE#
XD CLE
XD ALE
XD WE#
XD WP
XD D0
XD D1
XD D2
XD D3
XD D4
XD D5
XD D6
XD D7
SD WP

R319
R382
R383
R7
R6
R324
C10
C1
C360
C359
C355
C9
C6
C8
C7
C417

U14
RTS5138

ALPS
51N1-SCDF1A0100-45P-V

symbol from RM6

20~40mil
CARD 3V3 R

CARD 3V3

R382, R383 for pin26, 27 check

(8) CLK_48M_CARD

C361
R324
C359
C355
C360

U14
RTS5138

IC Bottom Ground

RTS5138-QFN24

SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#	SD D1	MS INS#
SP3	XD CE#	SD D0	MS D7
SP4	XD CLE	SD D7	MS D3
SP5	XD ALE	SD CD#	MS D6
SP6	XD WE#	SD D6	MS D2
SP7	XD WP	SD D5	MS D0
SP8	XD D0	SD D4	MS D4
SP9	XD D1	SD D3	MS D1
SP10	XD D2	SD D2	MS D5
SP11	XD D3	SD D1	MS BS
SP12	XD D4	SD D0	
SP13	XD D5	SD D0	
SP14	XD D6	SD D0	

Share Pin

(9) USBP12+
(9) USBP12-

L61

USBP12 D+
USBP12 D-

Quanta Computer Inc.
PROJECT : UM9 UMA

Size Document Number Rev 1A
Card Reader(RST5138)
Date: Monday, February 01, 2010 Sheet 25 of 51

http://hobi-elektronika.net


RTS5138 - QFN24


SP1	XD RDY	SD WP	MS CLK
SP2	XD RE# <td>SD D1 <td>MS INS# </td></td>	SD D1 <td>MS INS# </td>	MS INS#
SP3	XD CE# <td>SD D0 <td>MS D7 </td></td>	SD D0 <td>MS D7 </td>	MS D7
SP4	XD CLE <td>SD D7 <td>MS D3 </td></td>	SD D7 <td>MS D3 </td>	MS D3
SP5	XD ALE <td>SD CD# <td>MS D6 </td></td>	SD CD# <td>MS D6 </td>	MS D6
SP6	XD WE# <td>SD D6 <td>MS D2 </td></td>	SD D6 <td>MS D2 </td>	MS D2
SP7	XD WP <td>SD D5 <td>MS D0 </td></td>	SD D5 <td>MS D0 </td>	MS D0
SP8	XD D0 <td>SD D4 <td>MS D4 </td></td>	SD D4 <td>MS D4 </td>	MS D4
SP9	XD D1 <td>SD D3 <td>MS D1 </td></td>	SD D3 <td>MS D1 </td>	MS D1
SP10	XD D2 <td>SD D2 <td>MS D5 </td></td>	SD D2 <td>MS D5 </td>	MS D5
SP11	XD D3 <td>SD D1 <td>MS BS </td></td>	SD D1 <td>MS BS </td>	MS BS
SP12	XD D4 <td>SD D0 <td></td> </td>	SD D0 <td></td>	
SP13	XD D5 <td>SD D7 <td></td> </td>	SD D7 <td></td>	
SP14	XD D6 <td>SD D6 <td></td> </td>	SD D6 <td></td>	

Share Pin

Quanta Computer Inc.
PROJECT : UM9 UMA
Card Reader(RTS5138)

Size Document Number Rev
Date: Monday, February 01, 2010 Sheet 25 of 51 1A









PIN NAME	R350	R344	R349	C398	CODEC IC
28 MIC1_VREF0-L			POP	NC	ALC269 VA
31 CPVREF	POP	NC			



PIN NAME	R350	R344	R349	C398	CODEC IC
28 MIC1_VREF0-L			NC	POP	ALC269 VB
31 CPVREF	NC	POP			


VB type: PIN31 作為MIC之偏壓
PIN28接CAP作為內部LDO
output 輸出濾波用

[illegible]



 Quanta Computer Inc. PROJECT : UM9 UMA		Rev 1A
Size	Document Number	
Azelia CODEC(ALC269)		
Date:	Monday, February 01, 2010	Sheet 26 of 51

INTERNAL SUBWOOFER AMP Only for 17''





HDMI





EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCL/SDA Low-level input/output Voltage
 CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)
 CFG01:CFG00=0:1 VIL:<0.36V VOL:0.55V
 CFG01:CFG00=1:0 VIL:<0.44V VOL:0.65V
 CFG01:CFG00=1:1 VIL:<0.36V VOL:0.6V

HDMI_PWR_CTRL
 0 is Enable
 1 is Disable

TI SN75DP139


PIN 4	H	HDMI
I2C_EN	L	DVI
PIN 34	H	HDMI
HPDINV	L	HPD Inversion VOH =0.9V HPD non-inversion VOH =3.2V




Quanta Computer Inc.
 PROJECT : UM9 UMA

For EC 8Mbit (1M Byte)

2nd source:AKE3GZN0N00




RTC BATTERY



For PCH

32Mbit (4M Byte)

2nd source:AKE39ZP0N00





Quanta Computer Inc.

PROJECT : UM9 UMA

UM3

WWAN To DB

WLAN To DB



<http://hobi-elektronika.net>

eSATA and USB To DB






Quanta Computer Inc.








PROJECT : UM9 UMA

Size	Document Number	Rev
	eSATA & Right USB	1A

Date: Wednesday, January 27, 2010	Sheet 33 of 51
-----------------------------------	----------------




KEYBOARD CONNECTOR




100P CAPS CLOSE TO JKB3


SATA Connector.




+3.3V_RUN Place caps close to connector.




+5V_RUN Place caps close to connector.



ODD Connector



Place caps close to connector.



Quanta Computer Inc.

PROJECT : UM9 UMA

(29) BREATH_LED#

2N7002W-7-F

TC7SZ04FU(T5L,F,T)

R5 100K

+3.3V_SUS

+5V_SUS

+5V_SUS

1 2 3 4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

Diagram showing the connection of pins 1 through 8 of connector J1P3:

- Pin 8: +5V_ALWO
- Pin 7: BREATH_PWRLED
- Pin 6: +5V_RUNO
- Pin 5: (29) BAT2_LED
- Pin 4: (29) BAT1_LED
- Pin 3: (7) SATA_LED#
- Pin 2: +3.3V_RUNO
- Pins 1 and 2 are connected to a common ground symbol.

88501-0801

BREATH PWRLD

POWER SW IN0#

5V



5V

5V

5V

FPC/FFC_4P

3VALW ON POWER LOGIC








PROJECT : UM9 UMA

Date: Monday, February 01, 2010 Sheet 36 of 51




Quanta Computer Inc.
PROJECT : UM9 UMA



LAN To DB




UM3





For FDI bus noise





+VCHGR
Control IC: ISL88731A
H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
L/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W
Inductor: 5.8uH +-30% 5.5A SDSL10D40F-5R8Y(TTA), DCR=21mohm
Output Cap: 2*10U 25V(+10%,X6S,1206)








VDDQ and VTT discharge control	
MODE pin	Discharge mode
V5IN	No discharge
VDDQ	Tracking discharge
S4/GND	Non-tracking discharge

VDDQ output voltage selection				
VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE	
GND	1.5V	VDDQSNS/2	DDR3	
V5IN	1.8V	VDDQSNS/2	DDR2	
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V	






Outputs Management by S3, S5 control					
State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)








+VCC_CORE
Control IC: ADP3212
H/S MOSFET: FDM57692(Fairchild), Qg=7nC, Rds(on)=13mohm, PD:2.5W
L/S MOSFET: FDM50310S(Fairchild), Qg=15nC, Rds(on)=5.15mohm, PD:2.5W
Inductor: 0.36uH+20%29.8A FDUE1040D-H-R36M=P3(Toko), DCR=0.79mohm
Output Cap: 4*330U 2V(20%,ESR=6,7343,H1.9)

Title CPU core (ADP3212MNR2G)			
Size	Document Number UM9 UMA		Rev 1.0
Date:	Monday, February 01, 2010	Sheet 45 of 51	



Reserve discharge path






Title DCIN, BATT CONNECTOR

Size Document Number UM9 UMA


Rev 2A


Date: Monday, February 01, 2010


Sheet 47 of 51



Title		
+1.05V_PCH(RT8209A)		
Size	Document Number	Rev
	UM9 UMA	2B
Date:	Monday, February 01, 2010	Sheet 48 of 51







- (1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
Bat : +VCHGR -> +PWR_SRC, +5V_ALW2,
- (2) SYS_PWR_SW#
- (3) 3.3V_ALW_ON, ALW_ON
- (4) +3.3V_ALW, +5V_ALW, +15V_ALW
- (5) SUS_ON
- (6) +5V_SUS, +3.3V_SUS, +1.5V_SUS, 1.5V_DDR_PWRGD
- (7) ICH_RSMRST#
- (8) SIO_PWRBTN#
- (9) SIO_SLP_S5#, SIO_SLP_S4#, SIO_SLP_S3#
- (10) GFX_ON
- (11) +VCC_GFX_CORE, +1.1V_GFX_PCIE and PWRGD
- (12) RUN_ON_1(RUN_ON)
- (13) +0.75V_DDR_VTT
- (14) +5V_RUN, +3.3V_RUN, +3.3V_DELAY, +1.8V_RUN_GFX, +1.5V_RUN, +1.1V_VTT, +1.05V_PCH and PWRGD
- (16) IMVP_VR_ON
- (17) +VCC_CORE, IMVP_PWRGD
- (18) RESET_OUT#
- (19) ICH_PWRGD
- (20) PM_DRAM_PWRGD
- (21) CLK_CPU_BCLK(PCH to CPU)
- (22) H_PWRGOOD
- (23) PLTRST#(PCI_PLTRST#)