





[illegible]

Power Sequence





Hudson M1 SM BUS


SB820 SMBUS	Pin No.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDATA2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used

KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal










0830--P/N and Footprint are follow ZR7B




+1.5V_{SUS} (3.4,5,7,10,11,23,30)
+0.75V_{DDR_VTT} (7,30)
+0.75V_{DDR_VTT} (7,30)
+2V (4,5,7,8,10,11,12,13,14,15,17,18,19,20,22,23,24,26,27,28,29,30,31)





Quanta Computer Inc.
PROJECT : ZQZ

Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A
Date	Thursday, February 23, 2012	Page 6 of 32



+3V_5S
NC, no install by default

R85 2.2K 4 FCH TEST1
R86 2.2K 4 FCH TEST2

remove pull hi (chip internal
have pull hi)

+3V_5S
R85 2.2K 4 PCLK_SMB
R86 2.2K 4 PCLK_SMB

For Dimm, WLAN, TP

+3V_5S
R85 2.2K 4 VGA_PD
R86 2.2K 4 VGA_PD

+3V_5S
R85 2.2K 4 FCH_THERMTRIP
R86 2.2K 4 FCH_THERMTRIP

Integrated 8.2-ku PU

+3V_5S
R85 2.2K 4 PCLK_SMB
R86 2.2K 4 PCLK_SMB

Now LBA, WAKE and PWRO_BTS need pull up to +3VPCU only if S5+ mode is supported

(D3.24) PCH_RSMRST#

PCH_RSMRST#_R

111207: vendor suggestion 10k

R228 10K 4

+3V_5S

R229 10K 4

SHORT_PAD

G1

SHORT_PAD

R230 10K 4

SHORT_PAD

G2

SHORT_PAD

R231 10K 4

SHORT_PAD

G3

SHORT_PAD

R232 10K 4

SHORT_PAD

G4

SHORT_PAD

R233 10K 4

SHORT_PAD

G5

SHORT_PAD

R234 10K 4

SHORT_PAD

G6

SHORT_PAD

R235 10K 4

SHORT_PAD

G7

SHORT_PAD

R236 10K 4

SHORT_PAD

G8

SHORT_PAD

R237 10K 4

SHORT_PAD

G9

SHORT_PAD

R238 10K 4

SHORT_PAD

G10

SHORT_PAD

R239 10K 4

SHORT_PAD

G11

SHORT_PAD

R240 10K 4

SHORT_PAD

G12

SHORT_PAD

R241 10K 4

SHORT_PAD

G13

SHORT_PAD

R242 10K 4

SHORT_PAD

G14

SHORT_PAD

R243 10K 4

SHORT_PAD

G15

SHORT_PAD

R244 10K 4

SHORT_PAD

G16

SHORT_PAD

R245 10K 4

SHORT_PAD

G17




















SHORT_PAD

R246 10K 4


SHORT_PAD

G18

SHORT_PAD





To Azalia



EC	FCH	Device	I2C_Device(s)
I2Ce_1(M)	I2Cf_2(M)	Charger	Battery
I2Ce_2(M)		EEPROM	APU
I2Ce_3(M)		VGA Thermal	
	I2Cf_3(M)		APU
	I2Cf_1(M)	Lan	WLAN
	I2Cf_0(M)	Dimm	Clk Gen



EC will Conflict with FCH,
did not mount R315&R318






BOARD ID SETTING

BOARD_ID1	LCD	BOARD_ID2	BOARD_ID3	For TP
0	cdp	0	1	ALPS
1	LVDS	1	0	ELAN
		1	1	Synaptics




 PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.





OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.


STRAPS PINS



REQUIRED STRAPS

	————	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	————	ALLOW PCE Gen2 DEFAULT	————	USE DEBUG STRAP	non-Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	SS PLUS MODE DISABLED DEFAULT
PULL LOW	————	FORCE PCE Gen1	————	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED	CLKGEN DISABLED	SPI ROM DEFAULT	SS PLUS MODE ENABLED


System PWR_OK(CLG)




FCH PWRGD CKT

DEBUG STRAPS



FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCE STRAPS	ENABLE PCI MEM BOOT




20120110:
Change L14, L17, L23 from BLM18BA470SN1_6
to BLM18B750SN1D




20120110:
Change C398 from .1u_10V_4 to 1000p/50V_4


LVDS(LDS)




Ramp 0221:
Remove L3




LCD PW(LDS)




Backlight Control(LDS)



Lid Switch (HSR)




HDMI SDVO I2C Control



HDMI HPD SENSE (HDM)



UMA use +3V for the detect pin
Dis use +3V_DELAY for the detect pin

14




HDMI (HDM)

Close to HDMI Connector




EMI reserve for HDMI(EMC)

Close connector



HDMI PORT (HDM)







Quanta Computer Inc.


PROJECT : ZQZ

Size	Document Number	HDMI	Rev
Date	Thursday, February 23, 2012	Sheet	14 of 32


5 in 1 CARD READER IC (SD,MMC,xD,MS)



PIN45=Clock input selection
'1' for 48MHz input [Default, Internal PU]
'0' for 12MHz input




5 IN 1 CARD READER CONN (SD/MMC)





Quanta Computer Inc.
PROJECT : ZQZ

Size	Document Number	Rev
	AU6433 CardReader	1A
Date	Thursday, February 23, 2012	Sheet 15 of 32


4
LAN (LAN)
Arthorus AR8151




TRANSFORMER(LAN)



RJ45(LAN)





+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA


[illegible]




Ramp 0221:
Add IOAC circuit

Quanta Computer Inc. PROJECT : ZQZ		
Size	Document Number	Rev 1A
MINI PCI-E card		
Date	Thursday, February 23, 2012	Sheet 17 of 32




Ramp 0221:
Add R459








MIC




Internal Speaker




HP




USB3.0/2.0




1st source: AL007534000
2ns source: AL082025000



EXT. USB(USB)





BLUETOOTH V3.0 CONN(BTM)




Ramp 0221:
L27, RP5, RP6, L26, L30, L28

EE RETURN-PATH CAPACITORS(EMC)




LED(UIF)




22

HOLE(OTH)




K/B(KBC)




CPU FAN(THM)

23




TOUCHPAD BOARD CONN(TPD)





Power Sequence

0903- -Add Connecotr






20120217:
Change SW2, SW3 footprint from DHP00AC1G01
to DHP00532W00







SM Bus 1	Battery
SM Bus 2	APU
SM Bus 3	
SM Bus 4	








20120106:
Add net +1.1V_S5_EN to EC and add R452







1000

10

Size	Document Number	Rev
	DDR 1.5V(TPS51216)	1A
Date:	Thursday, February 23, 2012	Sheet 30 of 32

MODEL		REV	CHANGE LIST		Model ZQE/G M/B BOARD		
				Page	From	To	
ZQZ M/B	A	First Release		1	1A	3A	
				2	1A	3A	
				3	1A	3A	
				4	1A	3A	
				5	1A	3A	
				6	1A	3A	
				7	1A	3A	
				8	1A	3A	
				9	1A	3A	
				10	1A	3A	
				11	1A	3A	
				12	1A	3A	
				13	1A	3A	
				14	1A	3A	
				15	1A	3A	
				16	1A	3A	
				17	1A	3A	
				18	1A	3A	
				19	1A	3A	
				20	1A	3A	
				21	1A	3A	
				22	1A	3A	
				23	1A	3A	
				24	1A	3A	
				25	1A	3A	
				26	1A	3A	
				27	1A	3A	
				28	1A	3A	
				29	1A	3A	
				30	1A	3A	
				31	1A	3A	
				32	1A	3A	
				33	1A	3A	
				34	1A	3A	
				35	1A	3A	
				36	1A	3A	
				37	1A	3A	
				38	1A	3A	
				39	1A	3A	
				40	1A	3A	
				41	1A	3A	
				42	1A	3A	
				43	1A	3A	
				44	1A	3A	
				45	1A	3A	
				46	1A	3A	
				47	1A	3A	
				48	1A	3A	
				49	1A	3A	
				50	1A	3A	
				51	1A	3A	
				52	1A	3A	
				53	1A	3A	
				54	1A	3A	
ZQZ	C	120221:page21-C303 unstuff					
		120221:page21-BT component unstuff					
		120221:page22-Change R185 from422 to 255ohm					
		120221:page24-chage SW1 P/N from DHP00AC1G01 to DHP00533B00					
		120221:page13-Remove L3					
		120221:page21-Remove L27, RP5, RP6, L26, L30, L28					
		120221:page17-Add IOAC circuit, R454, Q28, C518, R455,U23, R456, R457,, R460					
		Add Net WLAN_OFF, WLAN_OFF_R, IOAC_LANPWR#, PLTRST#_R, IOAC_RST#					
		120221:page24-Add R458, Add net PLTRST#_C					
		120221:page18-Add R459					