



01




PAGE	DESCRIPTION	BOI -FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3 - 6	Processor	CPU
8 - 13	PCH	CLG
14 - 15	DDRIII SO-DIMM	DDR
16 - 22	N14P-GV2/N14M-GL	VGA
23 - 24	VRAM - DDR3	VGA
28	HDMI comm part	HDM
29	VGA Connector	VGA
	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
30	MINI Card (Wi-Fi & WIMAX)	MNW
31	USB Connector	USB
	USB Sleep Charger	SLC
33	HDD	HDD
	ODD	ODD
34	Audio Codec	ADO
35	Atheros LAN	LAN
36	Card reader	MMC
37	EC	KBC
38	KeyBoard	KBC
	TP&FP board	TPD,FPD
	Power SW	PSW
39	LED	LED
40	Charger	PWM
41	System 5V/3V	PWM
42	DDR 1.5V	PWM
43	+VCCIO	PWM
44	+VCCSA	PWM
45	+VCORE+VGFX	PWM
46	+1.8V / Discharge	PWM
47	GPU_CORE	PWM
48	other GPU	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
+VIN	10V~+19V		S0-S5
+3V_RTC	+3.0V~-+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3VPCU	+3.3V	AC/DC Insert enable	S0-S5
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
+1.5VSUS	+1.5V	S5_ON	S0-S3
+1.5V	+1.5V	MAIN_ON	S0
+VCCIO	+1.05V	MAIN_ON	S0
+VCCSA	~	HWPG_VCCIO	S0
+VCORE+VGFX	~	MPWROK	S0
+3V_GPU	+3.3V	DGPU_PWR_EN_R	S0
+VGPU_CORE	~	DGPU_PWR_EN_RC	S0
+1.5V_GPU	+1.5V	GPU_PWR_GD	S0
+1.05V_GPU	+1.05V	GPU_PWR_GD	S0


GND PLANE	PAGE
 GND_SIGNAL	32
 8769GND	37
 GND	ALL
 ADOGND	34



Ivy Bridge Processor (DDR3) <CPU>








DDR3 VREF DQ (M3) S3P


 Quanta Computer Inc. PROJECT : BD5		Rev
Size	Document Number	ALA
Ivy Bridge 4/4		
Date:	Wednesday, January 16, 2013	Sheet 6 of 50

For Xiang Yun Layout House Use

Panther Point (DMI, FDI, PM) <CLG>



Panther Point (LVDS, DDI) <CLG/UGA/HMG>




L.DDC_DATA	1 -- LVDS ENABLE
	0 -- LVDS DISABLE
SDVO_CTRLDATA	1 -- PORT B Detected
	0 -- PORT B Disable

CRT IMPEDANCE MATCHING <CLG>




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	V	NA
SUS_PWR_ACK	V	NA
SUSACK#_R	V	V
DPWROK	V	NA
SLP_SUS	V	NA


RTC Circuitry <RTC>




PU & Password Clear <CLG>



HDA Bus <CLG>



PCH JTAG Debug <CLG>




PCH Dual SPI <CLG>


EC+BIOS @4M



ME@2M









Panther Point (HDA, JTAG, SATA) <CLG>



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V _Q R325 *1K_4 PCBEEP
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R352 *1K_4 PCI_GNT3# (10)
INTVRMEN	Integrated 1.05V VPM enable	ALWAYS	Should be always pull-up	+3V_RTC R723 330K_4 PCH_INVRMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK		
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_S5 R728 *1K_4 ACZ_SDOOUT_R ACZ_SDOOUT_R (1)
DF_TV5	DMIFDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R660 2.2K_4 R661 1K_4 DF_TV5 (11) H_SNB_NB# (3)
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3V _Q R336 *1K_4 B2A R337 *1K_4 PLL_ODDR_EN (11)
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5 R418 1K_4 ACZ_SYNC_R
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+3V _Q R708 1K_4 B2A C85 GPIO15 (11)
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1 = PU to 3V
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1 = PU to 3V
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0 = NC
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default. Not Detected 1 = Detected	0 = NC
SATA3GPI / GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled
SATA2GPI / GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC R722 330K_4 R721 330K_4 DSWVRMEN (8)

Panther Point-M (PCI, USB, NVRAM) <CLG>




	33MHz	27MHz	48/24MHz	14.318MHz	25MHz
CLK_FLEX0					
CLK_FLEX1					
CLK_FLEX2					
CLK_FLEX3					

Panther Point (GPIO,VSS_NCTF,RSVD) <CLG>



DSW

GPIO Pull-up/Pull-down <CLG>




Box Vendor	Board_ID11	GPIO12	GPIO76
ONKYO	L	L	H
Harman-Kardon	H	L	L
Non-brand	H	H	H

GPIO52			
W/O KB Backlight			
W KB Backlight			


GPIO57			
ID_Detect	Speaker	Youch Pad	KB Backlight
H	Metal/IMR	Box	3.3V Metal(Y)
L	TEXTURE	BoxLess	5V(NMTP) IMR(X)

BOARD ID SETTING <CLG>

Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID12	ID13	ID14	ID15	ID16	ID17
HM76	H	L													
UNA SKU			H												
VGA SKU				H											
VRAM-1000MHz					H										
VRAM-900MHz						H									
Standard ULV							H								
17"								H							
14"									H						
GL										H					
W/ 4K2K											H				
W/O 4K2K												H			
W/ HDMI													H		
W/O HDMI														H	
W/ CRT															H
W/O CRT															
Only VGA Optimus															
W/7															
W/18															
HM75 76															
NM70															
EDP LVDS															
Celeron															
45W															
35W															





Description	ID9	ID10
USB3.0*2	H	L
USB3.0*1&USB2.0*1	L	H
S&C		
Non S&C		



Panther POINT (POWER) <CLG>

Panther Point-M (POWER) <CLG>




Internal PLL and VRMs

Display PLL A/B Analog Power

Deep Sx power well


Clock power on core well

Panther Point-M (GND) <CLG>




<DDR>


H=8 (Rev)




DDR Power Decoupling <DDR>




DDR3 VREF CA <DDR>



DDR VREF DQ (M1) <DDR>




SMBUS ISOLATE




<DDR>


H=4 (Rev)





<DDR> DDR Power Decoupling












DDR3 VREF DQ (M1) <DDR>


















SMBUS [Thermal]




GPIO PU/PD



Quanta Computer Inc.
PROJECT :Chief River

Size	Document Number	Rev
	N14x (GPIO)	A1A
Date:	Wednesday, January 16, 2013	Sheet 20 of 50



		Vendor P/N		STN B/S P/N	Size	Strap	Note	
128M (2G bit)	Hynix	H1	H5TQ2G63DFR-N0C (128M*16) 6L/GV2		x4=1GB	GL:0x06 0110	GV2:0x06 0110	1000MH
					x8=2GB		GV2:0x06 0110	1000MH
			H5TQ2G63DFR-11C (128M*16) 6L/GV2		x4=1GB	GL:0x06 0110	GV2:0x06 0110	900MH
					x8=2GB		GV2:0x06 0110	900MH
	Samsung	S1	K4W2G1646E-BC1A (128M*16) 6L/GV2		x4=1GB	GL:0x05 0101	GV2:0x07 0111	1000MH
					x8=2GB		GV2:0x07 0111	1000MH
		S2	K4W2G1646E-BC11 (128M*16) 6L/GV2		x4=1GB	GL:0x05 0101	GV2:0x07 0111	900MH
					x8=2GB		GV2:0x07 0111	900MH
	Micron	M1	MT41J128M16JT-107G-K (128M*16) 6L/GV2		x4=1GB	GL:0x01 0001	GV2:0x05 0101	900MH
					x8=2GB		GV2:0x05 0101	900MH
		M2	MT41J128M16JT-093G-K (128M*16) 6L/GV2		x4=1GB	GL:0x01 0001	GV2:0x05 0101	1000MH
					x8=2GB		GV2:0x05 0101	1000MH
256M (4Gbit)	Micron	M3	MT41K256M16HA-107G-E (256M*16) 6L/GV2		x4=2GB	GL:0x00 1101	GV2:0x01 0001	900MH
					x8=4GB		GV2:0x01 0001	900MH
	Samsung	S3	K4W4G1646B-HC11 (256M*16) 6L/GV2		x4=2GB	GL:0x0B 1011	GV2:0x03 0011	900MH
					x8=4GB		GV2:0x03 0011	900MH
	Hynix	H3	H5TQ4G63MFR-11C (256M*16) 6L		x4=2GB	GL:0x03 0011		900MH
					N/A			
			H5TQ4G63AFR-11C (256M*16) 6L		x4=2GB	GL:0x04 0100		900MH
					N/A			



MULT STRIP [N14P_GV2]			
PCI_DEVID STRAP	PCI DEVICE ID 0c1292 -->QS 0c1240 -->ES	DP_PLL_VDD33	1 [Default]
RAM_CFG	RAM_CFG[3:0] for memory configuration	PEX_PLL_EN_TERM	PCIE PLL termination 0:Disable [Default] : 1:Enable
SUB_VENDOR	0:No VBIOS ROM ; 1 BIOS ROM [Default]	3GIO_PADCFG	[0000] --> Gen3 support
FB[1:0]	[1:0] --> 256MB	PCIE_MAX_SPEED	[1] --> Allow boot to PCIE Gen3
VGA_DEVICE	0:3D Device ; 1:VGA Device	PCIE_SPEED_CHANG_GEN3	[1] --> Enable Gen3
I2CS_Slave Address	0:9E [Default] ; 1:9C	SORx_EXPOSED	SOR0_EXP=0, SOR1_EXP=1 [IFPA/B.LVDS] ; [IFPC.HDMI]
USER STRAP	Panel EDID Support		

Strap Pin name	Strapping Bits 3	Strapping Bits 2	Strapping Bits 1	Strapping Bits 0	SETTING	NO
ROM_SCLK	PCI_DEVID[4]	SUB_VENDER	PCI_DEVID[5]	PEX_PLL_EN_TERM		
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]		
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE		
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]		
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]		
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]		
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED		
STRAP4	RESERVED	PCIE_SPEED_CHAN CE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V		
4.99K	1000	0000	24.9K	1100	0101	
10K	1001	0001	30.1K	1101	0100	
15K	1010	0010	34.8K	1110	0110	
20K	1011	0011	45.3K	1111	0111	
Resistor Value	VDD33	GND	Resistor Value	VDD33	GND	


Strap Pin name	Strap Mapping	Polarity	SETTING
ROM_SCLK	SMB_ADDR_ADDR	Pull-down to GND	
ROM_SI	SUB_VENDER	Pull-Up to 3V3 if BIOS ROM exists Pull-down to GND if no VBIOS ROM	
ROM_SO	VGA_DEVICE	Pull-down to GND (no dispaly)	
STRAP0	RAMCFG[0]	USER defined	
STRAP1	RAMCFG[1]	USER defined	
STRAP2	RAMCFG[2]	USER defined	
STRAP3	RAMCFG[3]	USER defined	
STRAP4	PCIE_MAX_SPEED	Pull-down to GND	

N14P_GV2	H1/H2	S1/S2	M1/M2	S3	M3
34.8K	45.3K	30.1K	20K	10K	
ROM_SI	CS33482FB22	CS34532FB18	CS33012FB18	CS32002FB29	CS31002FB26


N14M_GL	Strap3	Strap2	Strap1	Strap0
H1	D0	C1	B1	A0
H2	D0	C1	B1	A0
H3	D0	C0	B1	A1
H4	D0	C1	B0	A0
S1	D0	C1	B0	A1
S2	D0	C1	B0	A1
S3	D1	C0	B1	A1
M1	D0	C0	B0	A1
M2	D0	C0	B0	A1
M3	D1	C1	B0	A1





Power down sequence



for meet Power down sequence for +3V_GFX



Power up sequence









RANK0: 256MB/512MB DDR3


DataBus [0:31]

DataBus [64:32]

(17.24) VMA_DQ[63:0]
(17.24) VMA_DM[7:0]
(17.24) VMA_WDQS[7:0]
(17.24) VMA_RDQS[7:0]



– DataBus [64:32]




+1.5V_GPU

Component	Value
C306	GV2 8@1U/6.3V 4X
C231	GV2 8@1U/6.3V 4X
C249	GV2 8@1U/6.3V 4X
C196	GV2 8@1U/6.3V 4X
C193	GV2 8@0.1U/10V 4X
C195	GV2 8@0.1U/10V 4X


For Xiang Yun Layout House Use

For Xiang Yun Layout House Use


S3 power Reduction (SM_DRAMRST#) <S3P>




S3 power Reduction (SM_DRAMPWROK) <S3P>




For S3 power Reduction Sequence <S3P>





S3 power Reduction (CPU Power) <S3P>




For S3 power Reduction VTT discharge <S3P>







HDMI-passive level shift <HMP/HMG>




HDMI-HPD <HMP/HMG>




FOR EMI **<EMC>**




HDMI-SMBus <HDM>




MINI Card Slot#1(WiFi / Wimax / Combo) <MNW>



A0AC <MNW>



SMBus(DDR3/WLAN/3G)




USB CONNECT RIGHT1 <U3B> <USB>

from PCH (10) USB20P_R1 USB20P_R1
(10) USB20P_R1 USB20P_R1


from PCH (10) USB30_RXN1_R USB30_RXN1_R
(10) USB30_RXP1_R USB30_RXP1_R

from PCH (10) USB30_TXN1_R USB30_TXN1_R
(10) USB30_TXP1_R USB30_TXP1_R



2012 Chief River/Brazos

2013 Shark bay / Kabini



	R1	R2	R3	R4	R5	R6	R7	R8	R9
14566		V	V	V					
14600		V	V	V		V			
14617(with CB2)	V		V			V			
14617(no CB2)			V		V	V			
14641/14642/14644			V			V			
14648							V	V	

SW2	SW3	14600
CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

charger, AM
charger, FM
USB, PM
USB, CM

SW2	SW3	14641
CB1	CB0	Status
0	0	2A Auto mode for Apple device
1	0	Force 1A for Apple device
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

charger, AM2
charger, AP1
USB, PM
USB, CM

SW2	SW3	14644
CB1	CB0	Status
0	0	2A Auto mode for Apple device
1	0	Force dedicated charger mode
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger, AM2
Charger, FM
USB, PM
USB, CM



SW2	SW3	14642
CB1	CB0	Status
X	0	2A Auto mode for Apple device
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger, AM2
USB, PM
USB, CM

USB CONNECT Right2 <U3B>

from PCH



from PCH



USB CONNECT Left1/Left2 <U2B>


from PCH

from PCH




For Xiang Yun Layout House Use


SATA HDD <HDD>



SATA ODD <ODD>






ODD Zero power . (Only for Intel) <OZP>




33

For Xiang Yun Layout House











	L2, C1, C2, C3
Switch mode	Mount
LD0 mode	NC




Atheros
AR8161/8162



TRANSFORMER




LED0 = LAN_ACTLED	1	High core voltage(default=1)
	0	Low core voltage
LED1 = LAN_LINKLED#	1	Switch mode regulator (SWR) select
	0	Linear regulator (LDO) select
LED2	1	25 MHz external clock input
	0	48 MHz external clock input










Quanta P/N : CYBS401N201

Card Reader (GL834L) <MMC>









2 IN 1 Card Reader <MMC>







SMBUS Devices	Address
1 Battery(A)	
2 PCH(S5)	
3 G-sensor(S0)	
4 IDROM(A)	
5 VGA Thermal(S0)	
6 CEC(A)	




MS Strap	SKU_STRAP_2	SKU_STRAP_3
14" Capetown UMA	1	0
14" Capetown DIS	1	1
17" Aswan UMA	0	0
17" Aswan DIS	0	1




INT KeyBoard <KBC>




TP board <TPD>




Power board w LED <PSW>




K/B LED power <KBP>




HOLE



VGA HOLE




CPU HOLE




MINI Card NUT




TOUCH PANEL <TPP>



LED-Battery <LED><W+A>




LED-Power <LED><W+A>




LED-WIFI <LED>





ESD Protect <EMC>




EMI










Quanta Computer Inc.

PROJECT : Chief River

Size	Document Number +VCCIO(RT8240BGQW)	Rev A1A
Date:	Wednesday, January 16, 2013	
	Sheet 43	of 50

For Xiangyun Layout

P5



VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.9V
0	1	*0.8V
0	1	*0.85V
1	0	0.725V
1	1	0.675V

*0.8V FOR SV TYPE
*0.85V FOR LV/ULV TYPE

R	+VCCSA
OPEN	*0.8V
33K	*0.85V

(Peak 6A ,AVG 4.2A)
OCP/7A ~ 8A





Quanta Computer Inc.

PROJECT : Chief River

Size	Document Number	Rev
	+VCCSA(TI51461)	A1A
Date:	Wednesday, January 16, 2013	Sheet 44 of 50





P7




Quanta Computer Inc.
PROJECT : Chief River

Size	Document Number	Rev
	+1.8V/Discharge	A1A
Date:	Wednesday, January 16, 2013	Sheet 46 of 50







Model	REV	CHANGE LIST	MODEL BD5			
			PAGE	FROM	To	
BD5 MB	A1A	First Release	1			
	B2A	PAGE 3: Change C537,C538 size and stuff R761	2			
		PAGE 5: add PR257	3			
		PAGE 6: modify R142,Q19,R145,R141,Q20,R144 value for DDR3 VREF DQ (M3).	4			
		PAGE 8: modify R735,R715,R395,R369,R397,R720 value to S3	5			
		PAGE 9: change GPIO13 to BOARD_ID16,GPIO23 to BOARD_ID17	6			
		PAGE 10: add USB port3 for Touch Panel function,add R766,R768,R755,R769,R770,R772,R767,R773,Q55,Q56 for S3,change C704,C708 to 12PF	7			
		PAGE 11: change R406,R385,R743,R731,R401,R381,R778,R691,R700,R698,R306,R779,R780,R781,R405,R384 for BOARD_ID select	8			
		PAGE 12: change C420,R295,R784,L14,R288,R785,R416,R796 value and change R786,R420,C470,R787,R421,C469 value for S3	9			
		PAGE 16: change R180,R179,Q25,Q24,Q57 value for CLK PEG	10			
		PAGE 18: change C725,C726,C727 value,and add R788,R789 for EDP PD	11			
		PAGE 19: add R790 for XTAL,and change R249,R250 value	12			
		PAGE 20: change R251,R612,R252,R791,R792 value	13			
		PAGE 21: add R793 for co-lay	14			
		PAGE 22: change C312,C639 value	15			
		PAGE 28: change R794,F3,U25,D21 value for HDMI	16			
		PAGE 29: change R14,R16,R7,MR1,CN15,CN8,F1,R472,R470,R473,R471 value	17			
		PAGE 30: change R499,R797,Q41,R466 value for AOAC	18			
		PAGE 31: add D7,D22,D23,D24,D25,D28,D29,D31,D30,D32,D33,D34,D35 for ESD,change C380,C381,CN18,CN17,R316,R395,U12,C384,C398,C699,R315,Q34 value	19			
		PAGE 33: change CN14 value	20			
		PAGE 34: add D36,D37,D38,D39,D40,D41,D42,D43 for ESD	21			
		PAGE 35: change C234,C221,C190,C184,C174,C168 value,and add C730,C728,C729,C731 for EMI,add D44,D45,D46,D47 for ESD	22			
		PAGE 36: change R413,R394,R389,R390,R391,R392,R393,C448,C441,C440,C442,C443 value	23			
		PAGE 37: change R80,Q4 value,add R799,R798 for STRAP select	24			
		PAGE 38: change CN1,CN2,CN5,CN4,R95,Q10 value and change C218 value for EMI,and add L41,L42,C723,C724,CN2021,R777,R776,R775,R774 for Touch PAD Panel function	25			
		PAGE 39: change LED2 symbol	26			
		B2B	PAGE 20: change R570 value	27		
			PAGE 22: change D4 value	28		
		C3A	PAGE 15: change C65 size to 0402	29		
			PAGE 31: change RN10,RN11,RN12,RN13 pin define	30		
			PAGE 34: change C490,C501 size to 0402	31		
			PAGE 36: change C476 size to 0402	32		
				33		
				34		
				35		
				36		
				37		
				38		
				39		
				40		
			41			
			42			
			43			