

VER : 1A

BOM P/N	Description	Model	SidePort	ODD
31ZQ2MB00A0	ZQ2B 6L 3M MB (WIGRN,SAM,WIO CPU)ASSY	JM	Samsung	Slim
31ZQ2MB00E0	ZQ2B 6L 3M MB (WIGRN,HYU,WIO CPU)ASSY	JM	Hynix	Slim
31ZQ2MB00H0	ZQ2B 6L 3V MB (WIGRN,WIO CPU,VRAM)ASSY	JV	No Support	Standard

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

IV@ ----> iGPU
SP@ ----> Option Notice
SIDE@ ----> SidePort VRAM
GA@ ----> Green Adapter (Default stuff)


Sideport-L75,L76,R583,R392,C832,R455,R550,R502
NB A11-R105,R108
SB A12-R267,R271
JV/JM-CN16,R450,R456
EC-D8,D27
UMA-R461
VRAM-R358,R359,R360,R363,R365,R72

CHARGER (ISL88731A)	PAGE 26	CPU
AMD CPU CORE (ISL6265)	PAGE 28	
NB_CORE (UP6111AQDD)	PAGE 30	NB
0.9V/DDR 1.5V(RT8207)	PAGE 31	
SYSTEM 5V/3V (RT8206)	PAGE 27	
1.1V(UP6111AQDD)	PAGE 29	
Discharge /Thermal protec	PAGE 32	

ZQ2B SOLE UMA SYSTEM DIAGRAM



Danube Platform
(Main Stream)



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Block Diagram	1A
Date	Thursday, March 04, 2010	Sheet 1 of 86

Serial VID

+1.5V ○ R303 ~300F_4
+1.5VSUS ○ R296 ~1K_4
+1.5V ○ R300 ~1K_4

2/10 Confirmed AMD

CPU_SVC CPU_SVD CPU_PWROSE

R299 ~220_4
R297 ~220_4
R302 ~220_4

CPU_SVC [28]
CPU_SVD [28]

SVC	SVD	Voltage Output
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

T Connector

CNB HDBT CONN

T46 T47 T48 T42 T44 T45

+1.5VSUS ○ C206 ~3u10V_4


T33


CPUITE274 R258 ~1K_4
CPUITE272 R260 ~1K_4
CPUITE270 R259 ~1K_4
CPUITE272 R257 ~1K_4
CPUITE312 R54 ~1K_4
CPUITE313 R127 ~300F_4
CPUITE314 R126 ~300F_4
CPUITEH19 R48 ~1K_4
CPUITE318 R99 ~1K_4
CPUITE321 R55 ~1K_4




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	S104 HT_CTL IF I3	1A
Date:	2024-07-20	







SIDE PORT



Signals	RS880	RX880
HT_TXCALP	Ra 301 ohm 1%	Ra 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	Rb 301 ohm 1%	Rb 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)
P/N : CS21212FB18

This block is for Side-Port only




	W/I SP	W/O SP
R266	1K	0
L37	Bead	0
L38	Bead	0



PROJECT : ZQ2
Quanta Computer Inc.


Size	Document Number RS880M-HT LINK I/F 1/4	Rev 1A
Date	Thursday, March 04, 2010	Sheet 6 of 26




For Check list JTAG



For A11 version



STRAP_DEBUG_BUS_GPIO_ENABLEB



RS880M: Enables Side port memory



RS880M:INT_CRT_HSYNC
Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available
0 = Memory Side port available
Register Readback of strap: NB_CLKCFG.CLK_TOP_SPARE_D[1]





For extrnal EEPROM Debug only



Display Port interface from PCIeGraphics (RS880/rs880M only)








NC only ,Can't be install





SCL0/SDATA0 is 3V tolerance. AMD datasheet define it
Clk Gen/ Robson/ TV tuner/ DDR2/ Thermal/ Accelerometer




SCL1/SDATA1 is 3V/S5 tolerance
AMD datasheet define it



SCL2/SDATA2 is 3V/S5 tolerance.
AMD datasheet define it





JTAG DEBUG





*SW JTAG DEBUG

To Azalia




HD audio interface is +3V55 voltage



[02/22] AMD FAE and checklist request PL.

SB800 A11



PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	SB820-ACPI/GPIO/USB 2/4	1A
Date:	Thursday, March 04, 2010	Sheet 11 of 36

Max trace length: 6"


SATA HDD

SATA ODD


SATA PORT 0,1,2,3 can support AHCI mode

Signal Name	Explanation
SATA_CALRP	SB800 A11: 800 ohm 1% resistor to GND. SB800 A12: 1K ohm 1% resistor to GND.
SATA_CALRN	SB800 A11: 931 ohm 1% resistor to VDDAN_11 SATA. SB800 A12: 931 ohm 1% resistor to VDDAN_11 SATA.


E-SATA



PLACE SATA_CAL RES VERY CLOSE TO BALL OF SB820




Check list





IF THERE IS NO IDE TEST POINTS FOR DEBUG BUS IS MANDATORY

BOM check



	1	0
ID0	15"	14"
ID1	DiS	UMA
ID2	WII	WIO
ID3	JM	JV
ID4	6L	8L






PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	SB820-SATA/IDE/SPI 3/4	1A
Date:	Thursday, March 04, 2010	Sheet 12 of 36

VDDQ--3.3V I/O power

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.


VDD-- S/B CORE power



REQUIRED STRAPS

SB820M is supported Gen1 mode only.

For internal clock GEN.




	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L, H=LPC ROM L, L=FWH ROM	


internal have pull H1 10K

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number SB820-STRAPS	Rev 1A
Date	Thursday, March 04, 2010	Sheet 14 of 35


CRT




LVDS(LDS)




LCD PW(LDS)



CAMERA Module(CCD)



Backlight Control(LDS)







PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	CRTLVD5/LID	3A
Date	Thursday, March 04, 2010	Sheet 15 of 36

HDMI (HDM)




HDMI HPD SENSE (HDM)



HDMI PORT (HDM)



EMI reserve for HDMI(EMC)

Close connector




ESD Protect (EMC)

close to HDMI connector




PROJECT : ZQ2			
Quanta Computer Inc.			
Size	Document Number	Rev	
	HDMI	1A	
Date:	Thursday, March 04, 2010	Sheet	16 of 36



Giga-LAN AR8151



TRANSFORMER(LAN)



RJ45(LAN)



Sertek (03/01):
EMI capacitors, 470pF is enough.
Don't over 490 pF.




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number LAN (AR8151)	Rev 1A
Date:	Thursday, March 04, 2010	Sheet 17 of 36

MINI-CARD WLAN(MNC)


H=5.6mm




PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	Mini-Card/WL	1A
Date:	Thursday, March 04, 2010	Sheet 18 of 36

SATA HDD(HDD)



SATA ODD (ODD)




JM-9.5mm (H=2.4mm)/ Slim

Main	DFHS13FR078, DFHS13FR077
Second	DFHS13FR075

JV-12.7mm(H=5.5mm)/ Standard


Main	DFHS13FR017
Second	DFHS13FR006, DFHS13FR005

ODD POWER(ODD)




 PROJECT : ZQ2 Quanta Computer Inc.		
Size	Document Number	Rev
	SATA-HDD/ODD/HOLE	1A
Date:	Thursday, March 04, 2010	Sheet 19 of 36


Codec(ADO)




LINE-OUT/SPDIFO(AMP)




MIC(AMP)




Internal Speaker(AMP)



Mute(ADO)





Power (ADO)	
-------------	--




	PROJECT : ZQ2 Quanta Computer Inc.		
	Size:	Document Number ALC271X / AMP / SPK	Rev 1A
Date:	Thursday, March 04, 2010	Sheet 20 of 35	35

4 IN 1 CARD READER (MMC)


Main	??
Second	??






EE RETURN-PATH CAPACITORS(EMC)




LED(UIF)




HOLE(OTH)





K/B(KBC)



CPU FAN(THM)



TOUCHPAD BOARD CONN(TPD)







PROJECT : ZQ2
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FANEE RETURN CAP	1A
Date:	Thursday, March 04, 2010	Sheet 24 of 36


EC(KB)




PALM REST THERMAL SENSOR (THM)




POWER-ON SWITCH (KBC)




POWER-ON SWITCH (KBC)




GREEN ADAPTER CIRCUIT




SM BUS PU(KBC)





SPI FLASH(KBC)





HWPG(KBC)















ZQ2B Power tree



Model		REV	CHANGE LIST			MODEL	ZQ2B			
ZQ2B MB		1A	A1A The First Release.				FROM	To		
		3A				X	1A			
			B3A Page 02 Q23 cahnge from FDV301V to BSS138. Becasue FDV301V EOL. B3A Page 10 Add off-page net of +BAT for Green Adpapter. It can decrease drop voltage. R289 change value to 12K beucase charge current. B3A Page 15 Change R11's footprint to short pad. BOM cancel R11. B3A Page 22 Reserve D25 and add R401. It can cancel D1's Vf while GRN-ADP. B3A Page 25 Del D15 and R228. And change PWR source of ADP_ON. All for decrease drop voltage. And un-stuff Q17 in oreder to EC suggestion. B3A Page 25 BOM change for fine-tune. Stuff R226 and BOM unstuff C292, R230 and R233. B3A Page 26 BOM save PC41 and PC42. B3A Page 29 BOM change for Pr195 and PC169 in order to AMD power up timing requirement.							