



(17.3") Intel Shark Bay Platform Block Diagram




01





POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.5V	+1.5V	MAIN_ON	S0
+1.35V_SUS	+1.35V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+1.05V	+1.05V	MAIN_ON	S0


Haswell Processor (DMI, PEG, FDI)

**Haswell Processor (CLK,MISC,JTAG)****Haswell Processor (DDI, eDP, FDI)**


FDI Disabling (Discrete Only)
 <CPI>




DP & PEG Compensation




ESD Solution reserve




Reserved For buffer reset of PLTRSRIN#




Thermal Trip & Process HOT CPU





eDP Hot Plug Detect CPU



FAN Control-->For one FAN solution <THC>





Intel Turbo mode only CPU

CPU Thermal sensor / MB Local
TEMP


Rset(Kohm)=0.0012T*T-0.9308T+96.147, Shut down on 85degree
Hysteresis is 30C

Haswell Processor (DDR3)






Layout note: need routing together and ALERT need between CLK and DATA.




Quanta Computer Inc.
PROJECT : BDBE

Size	Document Number	Rev
	Haswell 4/5 (POWER)	1A
Date:	Monday, December 17, 2012	Sheet 5 of 45

Haswell Processor (GND)




Haswell Processor (CFG, RSVD)





Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.	
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training	



Lynx Point (DMI, FDI, PM)



Lynx Point (CRT,PCI,DDI CNTL)




OPTIMUS POWER PCH control	
DGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO50
DGPU_PWR_EN#	GPIO54




ESD Solution reserve




PCH PM PU/PD



SYSPWOK




DSW Circuit




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff

DS Power



Deep Sx Support (Need to stuff)




Deep Sx Support (Need to stuff)




Quanta Computer Inc.
DDO15CT - DDBF

Size	Document Number LPT 1/6 (DMI/FDI/VGA)	Rev 1A
Date:	Monday, December 17, 2012	Sheet 7 of 45


RTC Clock 32.768KHz (RTC)




RTC Circuitry (RTC)




HDA




PCH JTAG



PCH Dual SPI CLG




Lynx Point (RTC, HDA, SATA, JTAG)




Lynx Point (LPC, SPI, SMBUS, C-LINK, THERMAL)




08



CLG



SMBus/Pull-up CLG



PCH STRAPPING

Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Reboot	PWROK	0 = Disable (Int PD) 1 = Enable	PCBEEP R1428 10K 4 0V
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	R1394 10K 4
GPIO55	Top-Block Swap Override	PWROK	0 = Top-Block Swap mode 1 = Default (Int PU)	STP_A16OVH R1338 10K 4
INTVRMEN	Integrated VRM Enable	Always	0 = Disable 1 = Enable	PCB INVRMEN R1430 330K 4 0V_RTC
GPIO51	Boot BIOS Strap bit 1	PWROK	B01 Bit0 1 0 Reserved 1 1 SPI 0 0 LPC	BBS_BIT1 R1434 10K 4 BBS_BIT0 R1355 10K 4
SATA1GP/GPIO19	Boot BIOS Strap bit 0	PWROK		
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	ACZ_SDOOUT R423 10K 4 0VCC_HDA_ID
GPIO36	RSVD	PWROK	Internal PD	GPIO36 R1351 10K 4 0V
SATA3GP/GPIO37	TLS Confidentiality	PWROK	0 = TLS no confidentiality (Int PD) 1 = TLS with confidentiality	FDI_OVRVLGT R1365 10K 4 0V
GPIO8	RSVD	RSMRST#	Internal PU	GPIO8 R1386 10K 4
GPIO28	PLL on the VR enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	PLL_ODVR_EN R1395 10K 4
DSWVREN	On Die DSW VR Enable	Always	0 = Disable 1 = Enable Must be PU to VCCRTC	DSWVREN R429 330K 4 R432 330K 4 0V_RTC



Check list V1.0 Removed the GPIO28 signal information of PLL VR enable signal

**Quanta Computer Inc.**
PROJECT : BDBE
LPT 2/6 (SATA/HDA/SPI)

Rev	Document Number	Rev
1A	1A	1A
Date: Monday, December 17, 2012	Sheet	8 of 45

Lynx Point (PCIE,USB3.0,USB2.0)


Lynx Point (CLOCK)



USB Overcurrent


PCH Internal Clock

25MHz Crystal for PCH




OPTIMUS POWER PCH control	
pinDGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO50
DGPU_PWR_EN#	GPIO54

Lynx Point (GPIO,CPU/MISC,NCTF)




BOARD ID SETTING CLG/PX/OEV/UGA/CLG-Strap

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10	ID11	ID12
HM86 HM87	H L											
Only VGA OPTIMUS		H L										
W/O LED KB W/ LED KB			H L									
UMA Discrete				H L								
17" Premium 17" Gaming					H L							
W/ HDMI W/O HDMI						H L						
W/ G-sensor W/O G-sensor							H L					
WIN7 WIN8								H L				
W/ CIR W/O CIR									H L			
4 SPKS 2 SPKS										H L		
TV SKU SSD SKU											H L	
VRAM 1000 VRAM 900												H L



PU & Password Clear




REV-B2A Add G3 for Clear CMOS password

Quanta Computer Inc.
PROJECT : BDBE


Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	1A
Date:	Monday, December 17, 2012	Sheet 10 of 45

Lynx Point (Power)


Lynx Point (Power)



Lynx Point (GND)



Lynx Point (GND)



Quanta Computer Inc.
PROJECT : BDBE

Size	Document Number	Rev
	LPT 6/6 (GND)	1A
Date:	Monday, December 17, 2012	Sheet 12 of 45




TO CPU SM_VREF



TOP Side Close to CPU



14

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1





Place these Caps near So-Dimm0.

ESD Solution Reserve



BOT Side Far away CPU

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1




2.48A

PC2100 DDR3 SDRAM SO-DIMM (204P)


ESD Solution Reserve




DDR3 VREF DQ1 (M1+M3) DDR




Quanta Computer Inc.
PROJECT : BDBE




ESD Solution Reserve











AC6 NC_1
AJ28 NC_2
AJ4 NC_3
AJ5 NC_4
AL11 NC_5
C15 NC_6
D19 NC_7
D23 NC_8
D28 NC_9
H31 NC_10
T8 NC_11
V32 NC_12
V32 NC_13




PEG Interface




Quanta Computer Inc.
PROJECT : BDBE

Size	Document Number	Rev
1A	N14P-GS - 1/5 (PCIE)	1A
Date	Monday, December 17, 2012	Sheet 17 of 45

19,20,21,26,43,44 +3V_GFX
18,20,21,22,23,36,44 +1.5V_GFX
18,19,20,44 +1.05V_GFX
3,7,8,9,10,11,13,14,15,16,20,24,26,27,28,30,31,33,34,35,36,38,42 +3V








VRAM (DDR3L / 900MHz) Configuration Table ROM_SI	
2G Samsung 128Mx16	15K PU
2G Micron 128Mx16	5K PU



Default: SAM 2G VRAM

VRAM (DDR3 / 1000MHz)
Configuration Table
ROM 07

2G Samsung 128Mx16	45.3K
2G Micron 128Mx16	30.1K
2G Hynix 128Mx16	35K PD
4G Samsung 256Mx16	20K PD
4G Micron 256Mx16	10K PD



GPU PWROK



N14P-GS ID

Netname	N14P-GS
ROM_S0	0P:5K PD GS:10K PD
ROM_SCLK	15K PD
STRAP0	45K PD
STRAP1	5K PD
STRAP2	20K PD
STRAP3	GS:15K PD 0P:5K PD
STRAP4	45K PD

4.99K/F: 4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)
10K/F: 4: CS31002FB26 RES CHIP 10K 1/16W +1% (0402)
15K/F: 4: CS31002FB24 RES CHIP 15K 1/16W +1% (0402)
20K/F: 4: CS32002FB29 RES CHIP 20K 1/16W +1%(0402)
30.1K/F: 4: CS33012FB18 RES CHIP 30.1K 1/16W +1%(0402)
34.8K/F: 4: CS34822FB22 RES CHIP 34.8K 1/16W +1% (0402)
45.3K/F: 4: CS35322FB18 RES CHIP 45.3K 1/16W +1% (0402)


Logical Strap Bit Mapping

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111



Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLR	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PCI_PLL_EM_TERM
ROM_S1	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_50	FB[1]	FB[0]	SMBL_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SOR0_EXPOSED	SOR0_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
		PCI_SPEED_CHGN		

GPIO ASSIGNMENTS


GPIO	Function
GPIO 0	Debug Service Header
GPIO 1	MEM_VDD_CTL/FAN_PWM
GPIO 2	LCD Brightness Control (BL_PWM)
GPIO 3	LCD Power Enable (PPEN)
GPIO 4	LCD Backlight Enable (BLEN)
GPIO 5	NVDD PWM_VID_BOOT_EN
GPIO 6	Remote Sensor Error Correction
GPIO 7	3D STEREO
GPIO 8	GPU Overtemp
GPIO 9	GPU Thermal Alert/FAN_PWM
GPIO 10	FB Vref Control
GPIO 11	NVDD PWM_VID
GPIO 12	PWR_Level AC Detect
GPIO 13	NVDD PSI
GPIO 14	FB_CLAMP_TGL_REG/HPD for IFP AB (not used)
GPIO 15	HPD for IFP C (DP)
GPIO 16	Fan PWM/MEM_VDD_CTL/NVDD PSI/FRAME LOCK
GPIO 17	HPD for IFP D (aDP)
GPIO 18	HPD for IFP E (DP)
GPIO 19	HPD for IFP F (DP)
GPIO 20	<not used>
GPIO 21	<not used>



VDD/XVDD : 25.72A



for meet Power down sequence for +3V_GFX




120808 Del DGPU_PWROK circuit
because all +1.05V_GFX/+1.5V_GFX
power solution have PG connector
to PCH



Quanta Computer Inc.

PROJECT : BDBE

Size Document Number
N14P-GS - 5/5 (Power)
Date: Monday, December 17, 2012 Sheet 21 of 45





3,7,8,9,10,11,13,14,15,16,20,24,26,27,28,30,31,33,34,35,36,38,42





CHANNEL A: 512MB / 1024MB DDR3

CHANNEL B: 256MB/512MB DDR3






0912 Need to PU 4.7K to +3V on IC or conn side



Note:

1. C1,C4,C7,C8,C9,C16 should be closed to chip
2. C9 should be X5R material
3. R8 should be 12K olm with +/- 1%
4. Entire trace of Panel VCC should be wider than 80-mil

20mil For PIN15




Mode Configure Table(Power On Latch)

		CFG0	
		0	1
CFG1	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE

ROM ONLY Mode : CFG0 4.7K pull low, CFG1 4.7K pull high

EP Mode : CFG0 4.7K pull high, CFG1 4.7K pull low


EEPROM Mode : CFG0 4.7K pull high, CFG1 4.7K pull high



EEPROM Mode

In EEPROM mode, an additional EEPROM is needed.
EEPROM should configure with following condition.


- 2- EEPROM device should be 2-byte addressing device
- 3- Slave address should configure as 0xA8



EP Mode

External device connect to DP2LVDS by
Pin13/Pin14, I2C protocol is used


Address=0x94&0x6A




To EC

Dual Mode Regulator Configuration


	2.2-uH(L6)	0 Ohm(R31)
SWR	Connect	NC
LDO	NC	Connect



1. C18 10-uF capacitor should be X5R material
2. Inductor should be withstand current >600-mA
3. Capacitors should be closed to PIN17




For S3 power Reduction Sequence S3P/NS3P/CPU




SM_DRAMRST# Topology S3P/NS3P/CPU


25



S3 power Reduction (SM_DRAMPWRG) S3P/NS3P/CPU




For S3 power Reduction VTT discharge S3P/NS3P/CPU




CPU SM_VREF S3P/NS3P/CPU



S3 power Reduction (CPU Power) S3P/NS3P/CPU




Close




Change to correct diode (BC000220Z01)




<HMP/HMG>




FOR EMI **<EMC>**





FOR EMI **<EMC>**



HDMI-SMBus <HDM>






Close U2501






	Pre	ISet	EQ	CFG	DDCBUF	DCIN_EN
NC(Low)	0 dB	default	12.4 dB	HDMI ID disable	default	default, AC coupling input
1(High)	1.6 dB	+13%	4.3 dB	HDMI ID enable	active DDC buffer with default threshold	DC coupling input
M	2.5 dB	-13%	8.6 dB	N/A	active DDC buffer without internal pull up resistor	N/A

Pre	Output pre-emphasis setting
ISET	TMDS output swing adjustment
EQ	Receiver equalization setting
CFG	Configuration pin
DCBUIF	enable active DDC buffer
DCIN_EN	DC coupling enable

Pin	PS8401A	PS8201A
12	VDDRX	NC
15	GND	NC
34	ISET	NC
37	VDD33	NC







TV Tuner / MSATA

<SSD>

TV Tuner: 1.5V@240mA 3.3V@470mA



USB CONNECT <U3B/USB> RIGHT(UR)





	R1	R2	R3	R4	R5	R6	R7	R8
14566		V	V				V	
14600					V			
14617(with CB2)	V		V		V			
14617(no CB2)			V		V			V
14641/42/44			V		V			
14640				V		V		

SW2	SW3	14600	Status	
0	0		Auto mode	Charger / AM
0	1		Force dedicated charger mode	Charger / FM
1	0		Pass-Through(USB) mode	USB / PM
1	1		Pass-Through(USB) mode with CDP Emulation	USB / CM


SW2	SW3	14644	Status	
0	0		2A Auto mode for Apple Device	Charger / AM2
1	0		Force dedicated charger mode	Charger / FM
0	1		Pass-Through(USB) mode	USB / PM
1	1		Pass-Through(USB) mode with CDP Emulation	USB / CM

SW2	SW3	14641	Status	
0	0		2A Auto mode for Apple Device	Charger / AM2
1	0		Force 1A for Apple Device	Charger / AP1
0	1		Pass-Through(USB) mode	USB / PM
1	1		Pass-Through(USB) mode with CDP Emulation	USB / CM


SW2	SW3	14642	Status	
X	0		2A Auto mode for Apple Device	Charger / AM2
0	1		Pass-Through(USB) mode	USB / PM
1	1		Pass-Through(USB) mode with CDP Emulation	USB / CM



USB CONNECT RIGHT(DN)





SATA HDD1
HDD1




2nd HDD SATA Re-driver

Connect to PCH side of SATA




A_EQ	B_EQ	1.5 Gb/s	3 Gb/s	6 Gb/s
0	0	1 bB	2.5 bB	3 bB
1	1	4 bB	7.5 bB	9 bB
floating		2.5 bB	5 bB	6 bB

SATA HDD2
HDD2



3D-u-micro P <GSR>




A_EM	B_EM	3 Gb/s	6 Gb/s
0	0	550mV pp	650mV pp
1	1	550mV pp+3dB Pre-emphasis	650mV pp+1.5dB Pre-emphasis

3D-Sensor IC <GSR>

FS (Full Scale) selection	0	1
2g Full-Scale		6g Full-Scale
PD (Power Down) selection	0	1
Normal Mode		Power-down mode
HDPPD selection	0	1
Normal Mode		Power-down mode



3D-SMBus <GSR>




Quanta Computer Inc.
PROJECT : BDBE

Size: Document Number: HDD/ODD
Date: Monday, December 17, 2012 Sheet: 31 of 45 Rev: 1A


3D-LDO Power <GSR> 0.3A



Codec (CX20755-11Z) <ADO>



Twitter SPK




Output Gain Table


G1	G2	Gain
0	0	11dB
0	1	14dB
1	0	19dB
1	1	25dB

dB value follow FAE suggestion 09/17


External MIC <ADO> <EMC>




Headphone <ADO>




4 Speakers



Place all FB options and caps very close to codec and Amp.



Change 1203 B2A



For EMI reserve, close to connector

A vertical bar is divided into four segments labeled A, B, C, and D from bottom to top. An arrow points to the boundary between segments B and C.




Place close to Connector

+3V_CARD

C3017
10uF/6.3V_6X








C3018
0.1uF/10V_4X

Quanta Computer Inc. PROJECT : BDBE		Rev 1A
Size	Document Number Card Reader(AU6437)	
Date:	Monday, December 17, 2012	Sheet 33 of 45



SM BUS PU/Address

SM BUS PU/Address	Devices	Address
1	Battery(A)	
2	PCH(SS)	
3	G-sensor(S0)	
4	IDROM(A)	
5	EDP2LVDS IC	94H or 64H
6	VGA Thermal(A or S0)	98H
7	Extend GPIO	
8	S&C IC 14640 Up Port	35H
9	S&C IC 14651 Down Port	15H




NCT5605Y GPIO

MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3	SKU_STRAP_4
17°F	0			
17°G	1			
Chief River		0		
Shark Bay		1		
W/ 3D			0	
W/O 3D			1	
UMA				0
Discrete(Optimus)				1


35



Power board w LED <PSW>



Change 1201 B2A



Change 12/05 B2A

Control board w LED <PSW>


Del 1201 B2.




GPU

GPU HOLE


HOLE



LED BATTERY




RF LED LED




36


POWER LED



ESD Protect LED



EMI EMI









Change enable signal from SUSON to be MAINON for EE just need 1.05V S0 power 09/27 Sky

Change for OCP setting 10/19 Sky

Follow EMI 9/25 Sky

OCP:8A

(Peak 6.523A, AVG 4.566A)

Total capacitor : 400uF
F: 320k Hz

$$V_{out} = 0.704V * (R1 + R2) / R2$$


Delete PQ5064, PC405, PJP7 for EE just need 1.05V S0 power 09/27 Sky


 Quanta Computer Inc. PROJECT : BDBE		
Size	Document Number +1.05V_A(TPSS51211DSCR)	Rev 1A
Date:	Monday, December 17, 2012	Sheet 40 of 45

CPU Core : Loadline =
-1.5mV/A
TDC = 26A
ICCMAX=55A

$$\begin{matrix} O \\ C \\ P \\ = \\ 1 \\ 2 \\ 0 \end{matrix}$$

OCPE = 66%






Remove +1.05V Discharge Circuit
Sky 10/19


Add For EE
Article 10/09



Quanta Computer Inc.
PROJECT : BDBE

Size	Document Number	Rev
	+1.8V/Discharge	1A
Date:	Monday, December 17, 2012	Sheet 42 of 45





Model		REV	CHANGE LIST				MODEL		BDB						
							PAGE	FROM	To						
BDB	B2A	PAGE 8: C445,C455 Change to 15pf PAGE 8: CN7 Change to socket type PAGE 8: Add R1328 and R1516 for QUAD IO PAGE 9: Change C419, C423 to 12pf PAGE 10: Add board ID for SPK,CIR,TV PAGE 11: Change R1339 to +3v_s5 for EC code PAGE 19: Change C397,C398 to 12pf PAGE 30: Add LAN IC PAGE 32: Change R212,R213,R214,R215,R216,R217,R218,R219 to bead PAGE 33: Change Cardreader to RTS5229 PAGE 33: Add R453 for PB_LED change to high active PAGE 34: Remove R1408 for optimus PAGE 35: Change PWR/B LED PWR to +5VPCU for white LED PAGE 35: Change hole1,hole2,hole112 and hole117 for ID PAGE 36: Change R1496,R1497,R1499 and R1503 for LED brightness SPEC					1	1A							
							2	1A							
							3	1A							
							4	1A							
							5	1A							
							6	1A							
							7	1A							
							8	1A							
							9	1A							
							10	1A							
							11	1A							
							12	1A							
							13	1A							
							14	1A							
							15	1A							
							16	1A							
							17	1A							
		18	1A												
		19	1A												
		20	1A												
		21	1A												
		22	1A												
		23	1A												
		24	1A												
		25	1A												
		26	1A												
		27	1A												
		28	1A												
		29	1A												
		30	1A												
DOC NO. 204		PROJECT MODEL :		BDB		APPROVED BY:				DATE:					
		PART NUMBER:				DRAWING BY:				REVISION:					
														Quanta Computer Inc.	
												PROJECT : BDBE		Rev 1A	
												Change list			
												Date: Monday, December 17, 2012		Sheet 49 of 49	