

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND1
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND2
LAYER 8 : BOT

TE4 Block Diagram




Table of Contents

[illegible]


POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0

GND PLANE	PAGE
 8769AGND	33
 Audio_GND	30
 Shield_GND	30
 GND	ALL
 ISL95870A_AGND	30


CLOCK Gen [CLK]

Pin1/17/24
Sligo595 =>1.5V (AL000595000)
Sligo590 =>3.3V (AL8SP590000)


03




CLK CRYSTAL




CLK CPU_SEL



CLK I2C










CLK POWERGOOD




Quanta Computer Inc.
PROJECT : TE4

Size	Document Number	Rev
	CLOCK GENERATOR	A1A
Date	Monday, January 24, 2011	Sheet 3 of 46










AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



CFG[1:0] - PCI_Epress Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG

For Discrete only



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.


	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1




Quanta Computer Inc.
PROJECT : TE4

Size Document Number
PROCESSOR 4/4 (GND)
 Date: Monday, January 24, 2011 Sheet 7 of 46 Rev A1A


S3 Power Enable




DRAM Reset




VDDQ Power Good




VDDQ Power Switch





VDDQ Discharge



DRAM Power Good




Quanta Computer Inc. PROJECT : TE4		
Size	Document Number	Rev
	S3 Power Reduction	A1A
Date:	Monday, January 24, 2011	Sheet 8 of 46



IBEX PEAK-M (GND)


IBEX PEAK-M (PCI-E,SMBUS,CLK)

10




IBEX PEAK-M (PCI,USB,NVRAM)


IBEX PEAK-M (DMI,FDI,GPIO)





PCH Strap Pin Configuration Table




Quanta Computer Inc. PROJECT : TE4D		Rev A
Size	Document Number	
PCH 4/5 (GPIO & Strap)		
Date:	Monday, January 24, 2011	Elapsed: 12 of 46

[illegible]









Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%




H=8




Display Port Enable [HDM]




I2C PU





LEVEL SHIFT ENABLE



HDMI LEVEL SHIFT (UMA)



LEVEL SHIFT SETTING




Slew Rate Control Function

SR1	SR0	Rise/Fall Time
1	1	140ps
1	0	130ps
0	1	120ps
0	0	110ps



Reserve




Hot Plug Detector (UMA)




LVDS (UMA)



CRT (UMA)




25



near to CN13


HDMITX0P_R	R58		*E@100 4	HDMITX0N_R
HDMITX1P_R	R64		*E@100 4	HDMITX1N_R
HDMITX2P_R	R65		*E@100 4	HDMITX2N_R
HDMICLK+_R	R63		*E@100 4	HDMICLK-_R

此組之後可以刪掉，重覆到了




LCD POWER SWITCH

<LDS>




HALL Sensor

<HSR>



LCD Panel Module


<LDS>



CRT


<CRT>

USB for CRT BOARD (Right) <USB>




CCD

<CCD>




USB2.0 MB SIDE (Left) 1 <USB>


28



USB2.0 MB SIDE (Left) 2 <USB>




USB w S&C MAXIM solution <SLC>



CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM

USB w S&C TI solution <SLC>




S	OE#	Function
X	H	Disconnect
L	L	D=ID
H	L	D=2D

OE#	Function
H	Disconnect
L	A port= B port


OE#	10E#	20E#	30E#	40E#
Mode3	High	High	Low	Low
Mode4	Low	Low	High	High

SATA ODD
[ODD]




ODD Zero power . (Only for Intel) <OZP>


SATA HDD
[HDD]



SATA HDD Re-driver IC




SATA Re-driver Bypass



Quanta Computer Inc.
PROJECT : TE4

Size	Document Number HDD/ODD/MDC	Rev A1A
Date:	Monday, January 24, 2011	Sheet 29 of 46

Codec(CX20587-11Z) <ADO/MDC/AMP>




EMI part




EXT MIC <ADO/AMP>


30




EXT H.P / Beats <ADO/AMP>



INT SPK <ADO/AMP>




MDC <MDC>




Quanta Computer Inc.
PROJECT : TE4
 Size: Document Number
 Codec (CX20587)
 Date: Monday, January 24, 2011 Sheet 30 of 46 Rev A3


Atheros Lan <LAN/LN1/LNG>



LAN-Wake up function<LAN>




LAN-SM-Bus <LAN>




LAN-terminator<LAN/LN1/LNG>

PLACE NEAR LAN IC SIDE




LAN-Transformer <LAN/LN1/LNG>




If support 10/100 , R44,R43 change to 0-ohm(0805)(C500004JA40),and C91,C96 stuff
If support 1G , R44,R43 change to 75-ohm(0805)(DS07504FA11),and C91,C96 stuff

LAN-Strap function<LAN/LN1/LNG>




LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode


LAN(RJ45)-CONN Interface <LAN>



Card reader controller <MMC>



<MMC>



32




Quanta Computer Inc.
PROJECT : TE4D

RTS5138 (Card Reader)


Size	Document Number	Rev
	RTS5138 (Card Reader)	A1A
Date:	Monday, January 24, 2011	Sheet 32 of 46



SHBM=0: Enable shared memory with host BIOS



Disabled (1) if using FWH device on LPC.
Enabled (0) if using SPI flash for both system BIOS and EC firmware




MYO R120 10K 4 +3VPCU


The schematic diagram illustrates the internal wiring of the HWP module. It features a D38 connector on the left with pins TP1, TP23, (4), (37), (38), and (39). The module includes several diodes (D22, D43, D494, D495, D496, D10) and resistors (R428, R492, R164, R496) connected to various power and signal lines. Key connections include:

- TP1:** Connected to pin D22, which is also connected to *EV[SW10]CPT_100MA and *EV[0_4].
- TP23:** Connected to pin (4) HWPG_VAXG, which is also connected to D43 (*HV[SW10]CPT_100MA) and D494 (*SW10]CPT_100MA).
- (37) SYS_HWPG:** Connected to pin D6 (*SW10]CPT_100MA) and D494 (*SW10]CPT_100MA).
- (38) HWPG_1.5V:** Connected to pin D8 (*SW10]CPT_100MA) and D495 (*SW10]CPT_100MA).
- (39) HWPG_VTT:** Connected to pin D10 (*SW10]CPT_100MA) and D496 (*SW10]CPT_100MA).
- Power and Signal Lines:**
 - +3V:** Connected to R428 (10K_6) and R492 (10K_6).
 - +3VPCU:** Connected to R492 (10K_6).
 - +3V:** Connected to R164 (10K_6).
 - HWPG_VGA:** Connected to R428 (10K_6).
 - HWPG:** Connected to R492 (10K_6).


SMBUS	Devices	Address
1	Battery	
2		
	PCH SML1	
	AMD SMBus	98H
	EC EEPROM	A0H
3	VGA Board Thermal Sensor	98H



INT KeyBoard <KBC>




TP board <TPD>



Power board <PSW>




K/B LED power <KBP>





HOLE


CPU




HDD&ODD




















MINI CARD debug Card(上一顆就好)



3G Card(上一顆就好)




MDC




LED

AC-IN



POWER




RF LED



BATTERY

Full Charge = White


2mA




Charging = Orange

2mA

CARDREADER




HDD/ODD




ESD Protect


FOR POWER LED





FOR BATTERY LED




FOR HDD/RF LED




FOR CARDREADER LED



P1





P3






Quanta Computer Inc.
PROJECT : TE4


Size	Document Number	Rev
	DDR 1.5V(RT8207L)/1.05VSUS	1A
Date:	Monday, January 24, 2011	Sheet 38 of 46





P7





[illegible]