



ZYB & ZYBA SYSTEM BLOCK DIAGRAM


A@ --> Arrandale use
E@ --> Discrete use
SW@ --> Switch use
IV@ --> UMA use



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)




Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5V_SUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+VGPUCORE	+0.9V~+1.1V	GPU CORE POWER	dGPU_VRON	Discrete enable
+1.05V_GFX	+0.9V~+1.1V	GPU I/O POWER	dGPU_VRON	Discrete enable
+1.5V_GFX	+1.5V	VRAM CORE POWER	dGPU_VRON	Discrete enable
+1.8V_VGA	+1.8V	LVDS/PLL POWER	dGPU_VRON	Discrete enable
+3.3V_GFX	+3.3V	PEG/HDMI/CRT POWER	dGPU_VRON	Discrete enable


Thermal Follow Chart






CPU_CLK select

Modify on C test




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz

SMBus




CLK Enable




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Clock Generator	1A
Date:	Tuesday, January 19, 2010	Sheet 3 of 51




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	AUBURND 2/4	1A
Date:	Tuesday, January 18, 2010	Sheet 5 of 51

AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR (RESERVED, CFG)




Processor Strapping




	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

CFG[1:0] - PCI Express Configuration Select
 * 11= 1 x 16 PEG
 * 10= 2 x 8 PEG

Use reverse type



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed. (ES1 only)




[illegible]

Figure 10 shows the ACZ pin connections. The connections are as follows:



- Pin 31 (PCH_AZ_CODEC_SYNC) is connected to RB11.
- Pin 33 (ACZ_SYNC) is connected to RB11.
- Pin 33 (ACZ_RST#) is connected to RB67.
- Pin 34 (ACZ_SDOUT) is connected to RB12.
- Pin 31 (PCH_AZ_CODEC_BITCLK) is connected to RB09.
- A 27pF capacitor (CR22) is connected between RB09 and ground.

[illegible]


HDA_SYNC (PCH strap pin)
Internal weak pull-down
VCCVRM->+1.8V (default)
external pull-up
VCCVRM->+1.5V

Pin Name	Strap description	Sampled	Configuration	ZY9B note												
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 												
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down													
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 10												
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC 												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	1	0	PCI	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS] 
GNT1#	GNT0#	Boot Location														
1	1	SPI														
1	0	PCI														
0	0	LPC														
GNT0#	Boot BIOS Selection 0 [bit-0]	PWROK														
GNT2# / GPIO53	ES1 strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN												
NV_ALE	Intel Anti-Theft HDD protection	PWROK	0 = Disable (Internal pull-down 32ohm)	+1.8V0  10												
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 32ohm	+1.8V0  10												
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)													
SPI_MOSI	iTPM function Disable	MEPWROK	0 = Default (weak pull-down 20K) 1 = Enable	+3V0 												
HDA_SDO	Reserved	RSMRST#	Should not be pull-up (weak pull-down 20K)													
GPIO8	Reserved	RSMRST#	Should not be pull-down (weak pull-up 20K)	+3V_S5  10												
GPIO27	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)													
HDA_SYNC	On-die PLL PWR supply select	RSMRST#	0 = 1.8V supply (weak pull-down 20K) 1 = 1.5V supply	use default (0 = 1.8V supply)												
GPIO15	Reserved	RSMRST#	0 = TLS no Confidentiality (weak pull-down 20K) 1 = TLS Confidentiality	+3V_S5  11												

Size	Document Number IBEX PEAK-M 2/6	Rev 1A
Date	Tuesday, January 19, 2010	Sheet 9 of 51




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




GPU RST#


11



GPIO Pull-up/Pull-down




SV_SET_UP 1-X High = Strong (Default)




Integrated Clock Chip Enable

BOARD_ID0	High = Discrete Low = SW
RSV_GPIO8	High = Disable Low = Enable

IBEX PEAK-M (POWER)




IBEX PEAK-M (GND)



DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	1
CHB1	1	0



DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	1
CHB1	1	0







5,14	M_A_BS#0	109	BA0
5,14	M_A_BS#1	108	BA1
5,14	M_A_BS#2	79	BA2
7	M_A_CS#2	114	S0#
7	M_A_CS#3	121	S1#
7	M_A_CLK2	103	CK0
7	M_A_CLK2#	101	CK1
7	M_A_CLK3	102	CK0#
7	M_A_CLK3#	104	CK1#
7	M_A_CKE2	73	CKE0
7	M_A_CKE3	74	CKE1
5,14	M_A_CAS#	110	CAS#
5,14	M_A_RAS#	113	RAS#
5,14	M_A_WE#	197	WE#
3,14,16,17,34	CLK_SCLK	197	SA0
3,14,16,17,34	CLK_SDATA	201	SA1
7	M_A_ODT2	116	ODT0
7	M_A_ODT3	120	ODT1
5,14	M_A_DM[7:0]	11	DM0
		28	DM1
		46	DM2
		63	DM3
		136	DM4
		153	DM5
		170	DM6
		187	DM7

5,14 M_A_DQS[7:0]

5,14 M_A_DQS#[7:0]

E@DDR3-DIMM0_H=9.2_RVS

Place these Caps near So-Dimm0.



PC2100 DDR3 SDRAM SO-DIMM (204P)

E@DDR3-DIMM0_H=9.2_RVS

E@DDR3-DIMM0_H=9.2_RVS

E@DDR3-DIMM0_H=9.2_RVS

E@DDR3-DIMM0_H=9.2_RVS

E@DDR3-DIMM0_H=9.2_RVS

E@DDR3-DIMM0_H=9.2_RVS

E@DDR3-DIMM0_H=9.2_RVS



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM-0	1A
Date:	Tuesday, January 19, 2010	Sheet 15 of 51

15

DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1

5,17	M_B_BS#0
5,17	M_B_BS#1
5,17	M_B_BS#2
5	M_B_CS#0
5	M_B_CS#1
5	M_B_CLK0
5	M_B_CLK0#
5	M_B_CLK1
5	M_B_CLK1#
5	M_B_CKE0
5	M_B_CKE1
5,17	M_B_CAS#
5,17	M_B_RAS#
5,17	M_B_WE#

3,14,15,17,34	CLK_SCLK
3,14,15,17,34	CLK_SDAT
5	M_B_ODT0
5	M_B_ODT1
5,17	M_B_DM[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

5,17	M_B_DQS[7:0]
5,17	M_B_DQS#[7:0]

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78


M_B_A0	98
M_B_A1	97
M_B_A2	96
M_B_A3	95
M_B_A4	94
M_B_A5	91
M_B_A6	90
M_B_A7	86
M_B_A8	89
M_B_A9	85
M_B_A10	107
M_B_A11	84
M_B_A12	83
M_B_A13	119
M_B_A14	80
M_B_A15	78

PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1_H=5.2_RVS



DO0	5	M_B_DQ05
DO1	7	M_B_DQ1
DO2	15	M_B_DQ03
DO3	17	M_B_DQ07
DO4	4	M_B_DQ00
DO5	6	M_B_DQ06
DO6	16	M_B_DQ02
DO7	18	M_B_DQ04
DO8	21	M_B_DQ12
DO9	23	M_B_DQ13
DO10	35	M_B_DQ14
DO11	22	M_B_DQ09
DO12	24	M_B_DQ08
DO13	36	M_B_DQ11
DO14	34	M_B_DQ10
DO15	39	M_B_DQ16
DO16	41	M_B_DQ20
DO17	51	M_B_DQ22
DO18	53	M_B_DQ23
DO19	40	M_B_DQ17
DO20	42	M_B_DQ21
DO21	50	M_B_DQ19
DO22	52	M_B_DQ18
DO23	57	M_B_DQ24
DO24	59	M_B_DQ28
DO25	67	M_B_DQ26
DO26	69	M_B_DQ30
DO27	56	M_B_DQ29
DO28	58	M_B_DQ25
DO29	68	M_B_DQ27
DO30	70	M_B_DQ31
DO31	129	M_B_DQ32
DO32	131	M_B_DQ33
DO33	141	M_B_DQ34
DO34	143	M_B_DQ39
DO35	130	M_B_DQ36
DO36	132	M_B_DQ37
DO37	140	M_B_DQ35
DO38	142	M_B_DQ38
DO39	147	M_B_DQ45
DO40	149	M_B_DQ40
DO41	157	M_B_DQ43
DO42	159	M_B_DQ47
DO43	146	M_B_DQ41
DO44	148	M_B_DQ44
DO45	158	M_B_DQ46
DO46	160	M_B_DQ42
DO47	163	M_B_DQ48
DO48	165	M_B_DQ53
DO49	175	M_B_DQ50
DO50	177	M_B_DQ55
DO51	164	M_B_DQ52
DO52	166	M_B_DQ49
DO53	174	M_B_DQ54
DO54	176	M_B_DQ51
DO55	181	M_B_DQ57
DO56	183	M_B_DQ60
DO57	191	M_B_DQ59
DO58	193	M_B_DQ63
DO59	180	M_B_DQ56
DO60	182	M_B_DQ58
DO61	192	M_B_DQ62
DO62	194	M_B_DQ61
DO63		

M_B_DQ[63:0] 5,17



16

Place these Caps near So-Dimm1.



- 14,15,17,18,44 +0.75V_DDR_VTT
- 14,15,17,18,44 +1.5V_SUS
- 14,15,17,44 +SMDDR_VREF
- 3,4,8,9,10,11,12,14,15,17,22,27,28,29,31,32,34,36,37,38,40,41,46,48 +3V










PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	DDR3-DIMM-1	1A
Date:	Tuesday, January 19, 2010	Sheet 16 of 51

DDR_RVS (DDR)

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1








Del CPU XDP Connector



Del Braidwood


18

S3 leakage solution(CLG)




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	XDP	1A
Date:	Tuesday, January 19, 2010	Sheet 18 of 51



```
1 => +VGPU_CORE
2 => +VGPU_IO
3 => +1V
4 => +1.5V_GPU
5 => +3V_D
6 => +1.8V_GPU
7 => dGPU_PWROK
```



25 VMA_DQ[63..0] VMA_DQ[63..0]
 25 VMA_DM[7..0] VMA_DM[7..0]
 25 VMA_RDQS[7..0] VMA_RDQS[7..0]
 25 VMA_WDQS[7..0] VMA_WDQS[7..0]

25 VMA_MA[13..0] VMA_MA[13..0]

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

25 VMA_BA0 VMA_BA0
 25 VMA_BA1 VMA_BA1
 25 VMA_BA2 VMA_BA2

26 VMB_DQ[63..0] VMB_DQ[63..0]
 26 VMB_DM[7..0] VMB_DM[7..0]
 26 VMB_RDQS[7..0] VMB_RDQS[7..0]
 26 VMB_WDQS[7..0] VMB_WDQS[7..0]

26 VMB_MA[13..0] VMB_MA[13..0]

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_DQ[63..0] VMB_DQ[63..0]
 26 VMB_DM[7..0] VMB_DM[7..0]
 26 VMB_RDQS[7..0] VMB_RDQS[7..0]
 26 VMB_WDQS[7..0] VMB_WDQS[7..0]

26 VMB_MA[13..0] VMB_MA[13..0]

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_DQ[63..0] VMB_DQ[63..0]
 26 VMB_DM[7..0] VMB_DM[7..0]
 26 VMB_RDQS[7..0] VMB_RDQS[7..0]
 26 VMB_WDQS[7..0] VMB_WDQS[7..0]

26 VMB_MA[13..0] VMB_MA[13..0]

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

26 VMB_BA0 VMB_BA0
 26 VMB_BA1 VMB_BA1
 26 VMB_BA2 VMB_BA2

DDR3/GDDR3 Memory Stuff Option


	GDDR5	GDDR3	DDR3
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R


Designator	For M97-M2	For Mannheim
Ra	10K	10K
Rb	0R/Short	51R
Rc	DNI	DNI
Ca	2.2nF	68pF




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Madison/Broadway-MEM I/F	1A
Date:	Tuesday, January 19, 2010	Sheet 21 of 51





PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table


EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[10] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

EEPROM





DDR3 VRAM SIZE Strap

DDR3 VRAM size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512MB	1	1	0
			1GB	1	0	0
			2GB	1	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512MB	0	1	0
			1GB	0	0	0
			2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700		0	1	0

Thermal Sensor




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Strip/Thermal	1A
Date:	Tuesday, January 19, 2010	Sheet 24 of 51

21 VMA_DQ[63..0] VMA_DQ[63..0]
 21 VMA_DM[7..0] VMA_DM[7..0]
 21 VMA_RDQS[7..0] QSA#[7..0]
 21 VMA_WDQS[7..0] QSA##[7..0]


CHANNEL A: 512MB DDR3 (64M*16*4pcs)



TOP Left

BOT Left

Park, M92M Use Channel B Memory Interface Only




BOT Right


TOP Right

SAMSUNG - AKD5LGGT506
 HYNIX - AKD5LZGTW04


Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP




Group-A1 decoupling CAP



MEM_A1 CLK





21 VMB_DQ[63..0] VMB_DQ[63..0]
21 VMB_DM[7..0] VMB_DM[7..0]
21 VMB_RDQS[7..0] VMB_RDQS[7..0] QSA[7..0]
21 VMB_WDQS[7..0] VMB_WDQS[7..0] QSA#[7..0]




TOP Down

BOT Up

Group-B0 decoupling CAP




MEM_B1 CLK




Size	Document Number MEMORY 2 channel B	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 26 of 51

CRT SWITCH(CRT)




CRT(CRT)




27




LVDS(LDS)



LCD Power(LDS)




Backlight Control(LDS)




S	Yn
0	EV
1	IV


GPU_SELECT#	Output
L	EV_LVDS
H	INT_LVDS



Lid Switch (HSR)



HDMI HPD(HDM)





HDMI LEVEL SHIFTER(HDM)

PS8101 :: AL008101000


UMA => PS8101 Exist
SG and Dis only => PS8101 del

28




(HDM)


From EXT VGA




EMI reserve for HDMI(HDM)




ESD Protect



HDMI connector(HDM)



(HDM)




S	Yn
0	EV
1	IV



PROJECT : ZYB & ZYBA
Quanta Computer Inc.



Rev	Document Number	Rev
1A	HDM/MDP	1A
Date:	Tuesday, January 18, 2010	Sheet 28 of 61

AU6433 CardReader(MMC)




4 IN 1 CARD READER (MMC)


29




Main	DFHD36MS017
Second	DFHD38MS013



Lan/B(LAN)




Hole(OTH)




 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	Lan/B & Hole	1A
Date:	Tuesday, January 19, 2010	Sheet 30 of 51

CODEC(ADO)



31


CODEC/AMP Power(ADO)




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	REALTEK ALC669X	1A
Date:	Tuesday, January 19, 2010	Sheet 31 of 51


SPEAKER AMP(AMP)



AMP_G441 Power(ADO)



Modify on B test




SUBWOOFER(AMP)


LPF for $f_c(-3\text{dB})=500\text{Hz}$

SIG ::shutdown signal for IC<LOW-disable , HIGH-enable>


SHUTDOWN	TPA3110D1
L (0V-0.8V)	SHUTDOWN
H (2V ~ VDD)	ACTIVE




SUBWOOFER Power(AMP)




AMO GAIN(AMP)




LINE-OUT/SPDIFO(AMP)




Main SPK and SUBWOOFER(AMP)




MIC(AMP)




LINE IN(AMP)



2nd SATA HDD (HDD)




MAIN SATA HDD(HDD)



ODD SATA(ODD)




This ODD must be use eSATA Port





Wireless 1(MPC)

+3.3V: 1000mA
+3.3Vaux: 330mA
+1.5V: 500mA

Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4




Wireless 2 (MPC)




 PROJECT : ZYB & ZYBA Quanta Computer Inc.		
Size	Document Number	Rev
	MINI PCI-E card	1A
Date:	Tuesday, January 19, 2010	Sheet 34 of 51

USB(USB)



USB/B



35

5



1



5




100




Date: Tuesday, January 19, 2010 Sheet 36 of 51


INT K/B(KBC)




TOUCHPAD(TPD)



BLUETOOTH CONNECTOR(BTM)




CPU FAN(THM)



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	KB/FAN/TP/BT	1A
Date:	Tuesday, January 19, 2010	Sheet 37 of 51

EC(KBC)



I/O ADDRESS SETTING


38

SHBM=0: Enable shared memory with host BIOS


1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU

Change pull-up resistor (R148 /R154) from 10K to 4.7Kohm




SPI FLASH



1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add		
Winbond	W25X16AVSSIG	AKE38FP0N01
MXIC	MX25L1605DM2I-12G	AKE38FP0Z00
AMIC	A25L016M-F	AKE38ZN0800


HWPG




INTERNAL KEYBOARD STRIP SET



VR Cap.





POWER-ON Switch




SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	VGA Thermal
SM Bus 4	








[PWM]

42

OCP: 18A
1.1V/13.5A



BOM change notice

Arrandale (1.05V) R1 = 4.02K (CS24023F928)
Clarksfield(1.1V) R1 = 4.75K (CS24753F919)

$V_{out} = V_{FB} * (1 + R1/R2)$
 $V_{FB} = 0.75V$

$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

AO1718 $R_{dson} = 3 \sim 4.3m\Omega$
L(ripple current)
 $= (19 - 1.1) * 1.1 (1u * 272k * 19)$
 $\sim 3.81A$
 $4.3m * 18 = RILIM * 20uA$
 $RILIM = 3.87K \text{ --- } 3.92K$





PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	+VTT (UP6111A)	1A
Date:	Tuesday, January 19, 2010	Sheet 42 of 51




PROJECT : ZYB & ZYBA
Quanta Computer Inc.


Size	Document Number	Rev
	VCCP +1.05V (UP6111A)	1A
Date:	Tuesday, January 19, 2010	Sheet 43 of 51




UMA &SG => +VGFX_AXG Exist
Discrete =>+VGFX AXG del




2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.





[PWM]







OCP: 6.9~7A
 $R_{ocset} = I_{oc} \cdot DCR / I_{ocset}$
 $R_{ocset} = 4.02K$
 $I_{ocset} = 10uA$
 $DCR = 5.8m\Omega$
 $C_{sen} = L / (R_{ocset} \cdot DCR)$
 $C_{sen} = 0.09uF$
 for R-C time constant




PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number +VGPU_IO (ISL62872)	Rev 1A
Date:	Tuesday, January 19, 2010	Sheet 47 of 51



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Discharge/1.8V)	1A
Date:	Tuesday, January 19, 2010	Sheet 48 of 51



PROJECT : ZYB & ZYBA
Quanta Computer Inc.

Size	Document Number	Rev
	Thermal protect	1A
Date:	Tuesday, January 19, 2010	Sheet 49 of 51

[illegible]

[illegible]