

31ZY9MB0000
ZY9 MB ASSY(DC/GM/MXM)ASSY W/O CPU
31ZY9MB0010
ZY9 MB ASSY(QC/GM/MXM)ASSY W/O CPU

ZY9 SYSTEM BLOCK DIAGRAM






Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	Clock Generator (SLG8SP585V)
4-7	CPU (Clarksfield)
8-13	PCH (Ibex Peak-M)
14-15	DDRIII SO-DIMM
16	BRAIDWOOD
17	MXM3.0
18	CRT/LVDS Conn
19	HDMI / Display port
20	LAN (BCM5784M)
21	MINI PCIE
22	SATA HDD/ODD
23-24	Audio CODEC(ALC889X) /Phone Jack
25	NEW CARD
26	Card Reader (JMB380) / 1394
27	MMB /LED
28	USB / E-SATA
29	KB / FAN /TP /CCD /BT
30	EC /FLASH /CIR
31	Charger (ISL88731)
32	5V /3V (ISL6237)
33	CPU Core (ISL62882)
34	+VTT (UP6111AQDD)
35	+1.05V (UP6111AQDD)
36	DDR 1.5V (TPS51116)
37	Discharge /1.8V
38	POWER TREE TABLE
39	PCH POWER PLANE
40	POWER Management
41	Thermal protection
42	change list






Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0~S5
+RTC_CELL	+3V~+3.3V	RTC		S0~S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0~S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0~S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0~S5
3V_LAN_S5	+3.3V	LAN POWER	AUX_ON	
+5VSUS	+5V		SUSD	
+3VSUS	+3.3V		SUSD	
+1.5VSUS	+1.5V	SODIMM POWER	SUSON	
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	
+5V	+5V		MAIND	
+3V	+3.3V		MAIND	
+1.8V	+1.8V		MAINON	
+1.5V	+1.5V	PCH POWER	MAIND	
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	
+1.05V	+1.05V	PCH POWER	MAINON	
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	
MBAT+	+10V~+17V	MAIN BATTERY		
+5V_S5	+5V		S5_ON	
+3V_S5	+3.3V		S5D	

GND PLANE	PAGE	DESCRIPTION
 LANGND	20	
 E775AGND	30	
 ADOGND	23.24	
 GND	ALL	



AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)



Scan Chain (Default)	STUFF -> R469, R491, R507 NO STUFF -> R489, R490
CPU Only	STUFF -> R490, R491 NO STUFF -> R469, R489, R507
GMCH Only	STUFF -> R489, R507 NO STUFF -> R491, R490, R469




Quanta Computer Inc.

PROJECT : ZY9


Size	Document Number
	AUBURNDA 1/4

Date: Tuesday, August 18, 2009 Sheet 4 of 42

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

Note: For Validating IMVP VR R6451 should be STUFF and R2N1 NO_STUFF	HFM_VID : Max 1.4V LFM_VID : Min 0.65V
--	---

HFM_VID : Max 1.4V
LFM_VID : Min 0.65V


AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)




	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

 **Quanta Computer Inc.**
PROJECT : ZY9

IBEX PEAK-M (DMI, FDI, GPIO)



IBEX PEAK-M (LVDS, DDI)




RTC Circuitry


CMOS Settings	J5
Clear CMOS	1-2
Save CMOS	1-X (Default)

TPM Settings	J4
Clear ME RTC registers	1-2
Save ME RTC registers	1-X (Default)

IBEX PEAK-M (HDA, JTAG, SATA)



For PCH 16Mbit (2M Byte), SPI/
32Mbit (4M Byte), SPI




iTPM ENABLE/DISABLE

TPM Function	R501
Enable	Mount
Disable	NC (Default)







SATA DET1# R369 *0_4 dGPU_EDIDSEL# 19

IBEX PEAK-M (PCI-E, SMBUS, CLK)






No stuff XTAL25_IN and XTAL25_OUT circuitry until integrated CG becomes PCH POR.



IBEX PEAK-M (GPIO, VSS_NCTF, RSVD)



IBEX PEAK-M (POWER)






IBEX PEAK-M (GND)





Quanta Computer Inc.
PROJECT : ZY9












MXM Reset






Thermo SMBus




MXM VIN Power switch




MXM 3V/5V Power switch






5/14 Stuff R82,R79,R73,R66 by EMI at B test.




Close CN27


HDMI Hot-PLUG to SB and GPU



SDVO I2C Control




Bypass(default)




6/30 Modify at C-test

S	Yn
0	EV
1	IV


ESD Protect




HDMI connector




DisplayPort



ESD Protect




DP connector




DP_CAD	Behavior
Low	DP signal (AC couple)
High	TMDS signal (DC couple)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4




TV and Debug




		Quanta Computer Inc. PROJECT : ZY9		Rev 3A
Size	Document Number	MINI PCI-E card/TV		
Date:	Tuesday, August 18, 2009	Sheet	21	of 42

2nd SATA HDD (edge of board)




5/13 Add R147,R151,R197 for power consumption measure at B-test.


MAIN SATA HDD



ODD (SATA)



EE RETURN-PATH CAPACITORS



5/14 Move to near C103 for EMI.




Quanta Computer Inc.


PROJECT : ZY9

Size	Document Number	Rev
	SATA-HDD/ODD	3A
Date:	Tuesday, August 18, 2009	Sheet 22 of 42

CODEC(ALC889X)


IV@
EV@

CENTER MONO




EAPD pin

5/11: Add U50, C666 and R561 for Po issue at B-test




CODEC/AMP Power




Quanta Computer Inc.
PROJECT : ZY9

Size	Document Number	Rev
	REALTEK ALC889X/MONO-AMP	3A
Date:	Tuesday, August 18, 2009	Sheet 23 of 42


SPEAKER/HP AMP.




LINE-OUT/SPDIFO




Main SPK/Center/Subwoofer




SURR-SPK




MIC







SUBWOOFER




LINE IN





NEW CARD





8/14 Stuff C393 and C625, exchange C384 and C386 value by JMicon at Ramp.

please 1000PF is nearest to pin5, one of 0.1uF and then 180F





Close to JMB380 (<500mil)

4/9 REV:B MODIFY

As close as possible to JMB380

1394 Connector


modify footprint at B-test



5 IN 1 CARD READER

As close as possible to CN24 Pin21

As close as possible to CN24 Pin12



JMB 380 Note:

SD/MMC	MS	XD
MDIO0	SD DAT0	MS D0
MDIO1	SD DAT1	MS D1
MDIO2	SD DAT2	MS D2
MDIO3	SD DAT3	MS D3
MDIO4	SD CMD	MS BS
MDIO5	SD CLK	MS SCLK
MDIO6	SD WP	XD WP#
MDIO7		XD CLE
MDIO8	SD DAT4	XD D4
MDIO9	SD DAT5	XD D5
MDIO10	SD DAT6	XD D6
MDIO11	SD DAT7	XD D7
MDIO12		XD RE#
MDIO13		XD RB#
MDIO14		XD ALE
CR1_LEDN	SD1 LED#	MS1 LED#
CR1_PCTLN	SD1 PCTLMS1	PCTLXD1 PCTL#
CR1_CD0	SD1 CD#	XD CV#
CR1_CD1		MS1 CD#
		XD CD#

EMI 8/6 REV:D MODIFY to short pad.

MDIO0	R632	*SHORT_4	SD/XDMS DATA0
MDIO1	R633	*SHORT_4	SD/XDMS DATA1
MDIO2	R642	*SHORT_4	SD/XDMS DATA2
MDIO3	R643	*SHORT_4	SD/XDMS DATA3
MDIO4	R644	*SHORT_4	SD/XDMS CMD
MDIO6	R645	*SHORT_4	XD WP#
MDIO7	R646	*SHORT_4	XD CLE
MDIO8	R647	*SHORT_4	XD/MS DATA4
MDIO9	R648	*SHORT_4	XD/MS DATA5
MDIO10	R649	*SHORT_4	XD/MS DATA6
MDIO11	R650	*SHORT_4	XD/MS DATA7
MDIO12	R651	*SHORT_4	XD RE#
MDIO13	R652	*SHORT_4	SD WP#(XDR/B#)
MDIO14	R653	*SHORT_4	XD ALE
CR1_CDIN	R654	*SHORT_4	MS INS#
CR1_CDON	R655	*SHORT_4	SD CD#




Quanta Computer Inc.
PROJECT : ZY9


Size	Document Number	Rev
	JMB380 Card Reader & 1394	3A

Date: Tuesday, August 18, 2009 Sheet 26 of 42


POWER BOARD



M/B LED




Left side MMB




MXMCLK=MXM_SMCLK; MXMDATA=MXM_SMDATA12
MMB1 and MMB2 need add ISOLATE circuit where are on MXM page.


MMB Status



LCD BL_ON/OFF MMB & Backlight Logo LED



Right Side MMB



Quanta Computer Inc.

PROJECT : ZY9


Size	Document Number
------	-----------------

POWER/MMB/LAUNCH/LED


Date: Tuesday, August 18, 2009

Sheet 27 of 42


USB & ESATA




HOLES




USB_2PORT/B




USB_SWITCH/B




INT K/B




Keyboard LED control




TOUCHPAD & Finger-Printer CONN.



BLUETOOTH CONNECTOR



CPU FAN



5/13 Reserve R375 by EC at B-test.
6/25 Stuff R375 by EC at C-test.
7/22 Un-stuff R375 by EC at Ramp.




Quanta Computer Inc.
PROJECT : ZY9

KB/FAN/TP+FP/BT

Size	Document Number	Rev
	KB/FAN/TP+FP/BT	3A
Date:	Tuesday, August 18, 2009	Sheet 29 of 42

EC



I/O ADDRESS SETTING


I/O Address		
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0; Enable shared memory with host BIOS


7/1 Add R12 by EC at C-test.

1/13 Confirm by vendor mail :
 Disabled ('1') if using FWB device on LPC.
 Enabled ('0') if using SPI flash for both system BIOS and EC firmware


SM BUS PU




ACER ID





SPI FLASH




HWPG




ESD Protection

**VR Cap.**


POWER-ON Switch




CIR




INTERNAL KEYBOARD STRIP SET










[PWM]








AO4710 $R_{ds(on)}=11.8\sim14.2m\Omega$
OCP=7.2-0.8A
L(ripple current)
 $= (19-1.05) \times 1.05 / (2.2u \times 272k \times 19)$
 $\sim 1.6577A$
 $14.2m \times 7 = RILIM \times 20uA$
 $RILIM = 4.99K (4.97K)$

Quanta Computer Inc.





PROJECT : ZY9

Size	Document Number +1.05V(UP6111AQDD)	Rev 3A
Date:	Tuesday, August 18, 2009	Sheet 35 of 42






S3 power solution: C277-C280 stuff 0.1uF cap;
Normal : Stuff 0ohm to short.



12,21,25,36 +1.5V
6 +1.5V_CPUVDDQ



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.5VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC, Cardreader (OZ129T)
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	HDMI, Cardreader (OZ129T)
+1.25V	CLK, GMCH, ICH8M

PCH POWER PLANE

39


LOGIC	SUPPLY	LEVEL	S0	S3	S4	S5
Fast Flash	VccpNAND	+1.8V/+3.3V	ON	OFF	OFF	OFF
Core	DcpSusByP	+1.05V	ON	OFF	OFF	OFF
CPU	V_CPU_IO	+VTT	ON	OFF	OFF	OFF
PCI	V5REF	+5V/+3V	ON	OFF	OFF	OFF
USB	V5REF_Sus	+5V_S5/+3V_S5	ON	ON	ON	ON
DisplayPort, SATA, PCI	VCC3_3	+3V	ON	OFF	OFF	OFF
Core	VccCore	+1.05V	ON	OFF	OFF	OFF
PCIE/DMI	VccDMI	+VTT/+1.05V	ON	OFF	OFF	OFF
Fast Flash	VccME3_3	+3V	ON	OFF	OFF	OFF
PCIE/DMI,SATA,USB	VccIO	+1.05V	ON	OFF	OFF	OFF
Core	VccLAN	+1.05V	ON	OFF	OFF	OFF
Core	VccME	+1.05V	ON	OFF	OFF	OFF
RTC	VccRTC	+VCCRTC	ON	ON	ON	ON
USB&PCI	VccSus3_3	+3V_S5	ON	ON	ON	ON
IntelR HD Audio	VccSusHDA	+1.5V_S5	ON	ON	ON	ON
Core	VccVRM	+V1.5S_1.8S	ON	OFF	OFF	OFF
CLK	VccAClk	+1.05V	ON	OFF	OFF	OFF
CRT	VccADAC	+3V	ON	OFF	OFF	OFF
DPLL	VccADPLLA	+1.05V	ON	OFF	OFF	OFF
DPLL	VccADPLLb	+1.05V	ON	OFF	OFF	OFF
PCie/DMI	VccapIEXP	+1.05V	ON	OFF	OFF	OFF
IntelR FDI	VccFDIPLL	+1.05V	ON	OFF	OFF	OFF
SATA	VccSATAPLL	+1.05V	ON	OFF	OFF	OFF
Display	VccTX_LVDS	+1.8V	ON	OFF	OFF	OFF




Quanta Computer Inc.

PROJECT : ZY9

Size	Document Number	Rev
	PCH POWER PLANE	3A
Date:	Tuesday, August 18, 2009	Sheet 39 of 42





Model	REV	CHANGE LIST	MODEL	ZY9			
				FROM	To		
ZY9 MB	1A	FIRST RELEASED: E200807-???? (PCB: DA0ZY8MB6A0)		X	1A		
				X	1A		
	4/9 modify	Page4 : R468 change from 4.75K to 1.1Kohm & R488 change from 12K to 3Kohm by D61.52 Page8 : Add R373 to pull up ACIN on PCH side, R274 net PCH_ACIN connector to EC pin10. Page10 : Stuff R227, R257; remove R222, R224 Q2, Q5, Q15-Q20, Q29-Q31, Q35-Q43, Q45-Q47, Q50, Q51, Q57-Q59 : 2N7002E(BAM700200F6) change to 2N7002D(BAM700200H2) with ESD protection by SMT. Page21: Modify LAN connector footprint and material by safety. Page21: Modify CN21,CN23 footprint. Page28: Add PAD11. Page31: Chang PD9 footprint to power-6 5-1. 84-3p by SMT. Page37 : Stuff PQ28,PQ30,PQ31,PR114,PR119,PR127 by S3 discharge issue.		1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
	4/23 modify	Page3 : Chagne CPU_SEL PU +3V to +1.05V at B-test by SLG. Page14 : R176 un-stuff, R88 stuff at B-test. Page15 : R525 un-stuff, R429 stuff at B-test. Page23 : Change C571 to 4.7u for Po issue when boot at B-test Page26 : Chagne C400 to 22pF, C401 change to 27pF at B-test by HHC. Page32 : Del power net ISL6237_3V and all JP. Page33 : Stuff PR61,PR62,PC35,PC36 by EMI. Page20 : Change CN16 footprint to rj45-jm36111-n2a22-7h-12p-h by safety test. Page34 : Change PR157 from 4.02K to 4.75K ohm for Clarksfield CPU. Page18 : Remove R438, R639 and Reserve RV7,RV8 by ESD at B-test. Page23 : Add U50, C666 and R561 for Po issue by Realtek at B-test. Page11: Reverse R351 connect GPIO49 to EC for Temp Alert & Reverse Q12,Q11 connect to t SYS_SHDN# at B-test. Page30 : Add ESD components D34-D41 with EC signals ; Stuff C192 by EMI & Add D42 near JP1 at B-test. Page29 : Reserve R375 connect to Temp. Alert from PCH at B-test. Page22 : Add R147,R151,R197 for power consumption measure & move C33 near C103 for EMI at B-test. Page21: Change PCIE bus sequence between CN21 and CN23 by BIOS at B-test. Page24 : Change C622, C635 to CH22206KB16 by EMI at B-test.		1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
	5/4 modify	Page35 : Add PR194 at B-test. Page9 : 5/21 Change R233 to 1Kohm by Intel at B-test. Page14: 5/21 No stuff R187 and change R185,R186; del C260 add R195 by CRB v1.6 at B-test. Page15: 5/21 No stuff R522 and change R518,R521; del C557 add R210 by CRB v1.6 at B-test. Page18: 5/21 change L9,L10,L13(CX8BA750006) from 47ohm to 75ohm by EMI at B-test. Page27: 5/22 Add R212 by pipe LED at B-test. Page10: 5/22 change ESATA USB port10 to port1 and rename OC0_1#, OC3#,OC5_6#; R565 connect to OC5_6# by BIOS at B-test. Page28: 5/22 change ESATA USB port10 to port1 and rename OC0_1#, OC3#,OC5_6# by BIOS at B-test. Page32: 5/25 stuff PR123, no stuff PQ12,PR111,PR159 at B test. Page37: 5/25 stuff PR160, no stuff PQ24,PR126,PR125 at B test. Page31: 5/25 Change PQ19, PQ35 to FDD6685 by power at B test.		1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
	5/14 modify	Page31: 5/25 Change PQ19, PQ35 to FDD6685 by power at B test.		1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
	5/18 modify	Page31: 5/25 Change PQ19, PQ35 to FDD6685 by power at B test.		1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
	5/21 modify	Page31: 5/25 Change PQ19, PQ35 to FDD6685 by power at B test.		1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
				1A	2A		
	3A	Page14: 6/19 Reserve M2 component and reserve R801-R808 DM connect to GND BY DGL.6 at C test. Page15: 6/19 Reserve M2 component and reserve R809-R816 DM connect to GND BY DGL.6 at C test. Page30: 6/19 Change R196 to 2.2 by EC at C-test. Page9 : 6/21 Non stuff R233 by Intel & R235 change to connect to +3V at C-test. Page17: 6/25 Delete R63 & Change CN22 pin define and footprint at C test. Page8: 6/25 Change some 0_4 to *short pad footprint; no stuff R366 at C-test. Page29 : 6/25 Stuff R375 by EC at C-test. Page11 : 7/1 Add R671 for GPIO57 PD and not PU; change board_id0 to GPIO7 by Intel suggestion at C-test. Page 29 : 7/2 Stuff Q22,Q2,I,R119 & no stuff U11,C101 by cost down at C-test. Page37 : 7/2 Add Intel S3 power reduction circuit at C-test. Page28 : 7/2 no stuff R115 by Parade & add USB EMI chock at C-test. Page17 : 7/2 no stuff R406 R409 and stuff R411,R412,Q45,Q46 by S3 leakage at C-test. Page6 : 7/2 Change CPU VDDQ from +1.5V_S3 to +1.5V_CPUVDDQ by Intel at C test. Page33 : 7/5 Change PC79,PC80 connection from GND to VSUM- by ISL at C test.		2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
				2A	3A		
			3B	Page29: 7/22 Un-stuff R375 by EC at Ramp. Page30: 7/22 Add C281 and reserve C282 near EC on top side by battery LED abnormal & change RT1 connet form GND to AGND. Page33: 7/28 Change PU7 from AL062882000 to AL062882001 by Power shutdown issue and stuff PC110 by power on Ramp. Page28: 7/28 Reserve C311 and change L60-L64 by EMI at Ramp test. Page26: change resistor to short pad which MDIO0-14, CR1_CD0N,CR1_CD1N short to card reader connector at Ramp test. Page11: 8/8 Reserve R428 from GPIO46 by intel S3 suggestion at Ramp test. Page14: 8/8 R88 connector to +SMDDR_VREF_DIMM at Ramp test. Page24: 8/8 Remove L54-L57 at Ramp test. Page18: 8/12 del R431-R437 at Ramp-testt; change R29,R36 to 0 ohm. Page28: 8/12 del RNC32-RN36 at Ramp-testt. Page34: 8/13 Replace and stuff PC112; change PC40 from 4.7uF to 1uF; PR110 from 0 to 2.2ohm by power at Ramp-testt. Page35: 8/13 Replace and stuff PC148; change PC147 from 4.7uF to 1uF; PR194 form 0 to 2.2ohm by power at Ramp-testt. Page26: 8/14 Stuff C393 and C625,exchange C384 and C386 value by JMicron at Ramp. Page4: 8/14 Reserve R213 by intel S3 at Ramp. Page37: 8/14 Reserve C557 connect to DDR3_DRAMRST#_EC by intel S3 at Ramp. Page36: 8/14 Reserve PR163 connect to S3_1.8V by intel S3 at Ramp. Page30: 8/17 SPI_SDI_uR add PD R16 by EC for saving S5 power at Ramp. Page41: 8/18 Change PR71 to 1K by power at Ramp.		2A	3A
						2A	3A
						3A	3B
						3A	3B
						3A	3B
						3A	3B
		3A			3B		
		3A			3B		
		3A			3B		
		3A			3B		
		3A			3B		
		3A			3B		
		3A			3B		
		3A			3B		
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
	3A	3B					
3C					3A	3B	
					3A	3B	
					3A	3B	
					3A	3B	
			3A	3B			
			3A	3B			
			3A	3B			
			3A	3B			
			3A	3B			
			3A	3B			