

Crimea, LL1 BLOCK DIAGRAM

01

Battery Charger
ISL88731A
Page 29


3V/5V
RT8206
Page 30


CPU CORE
RT8152B
Page 31

DDR3, VTT
RT8207AGQW
Page 32

1.05V/ 1.5V
RT8204
Page 33


S5 power, LDO
Page 34





27M_SEL= LOW UMA

0211 Disable ITP.






0220 Change to SRC1 for SS.

WLAN


0208

0218 Change to SRC10




**SRC Port**


CR#_B	SRC 1,4	CLK_MCH_OE#
CR#_A	SRC 0,2	CLK_LAN_OE#
CR#_G	SRC 9	CLK_SATA_OE#
CR#_H	SRC 10	CLK_MINI_OE#





```
0218 Connect WLAN OE#
```



0217 del non-used part.









12 DDR_A_D[0..63]

U16D
 DDR A D0 AP46 SA_DQ_0
 DDR A D1 AU47 SA_DQ_1
 DDR A D2 AT46 SA_DQ_2
 DDR A D3 AU49 SA_DQ_3
 DDR A D4 AR45 SA_DQ_4
 DDR A D5 AN49 SA_DQ_5
 DDR A D6 AV50 SA_DQ_6
 DDR A D7 AF50 SA_DQ_7
 DDR A D8 AW47 SA_DQ_8
 DDR A D9 BD50 SA_DQ_9
 DDR A D10 AW49 SA_DQ_10
 DDR A D11 BA49 SA_DQ_11
 DDR A D12 RC49 SA_DQ_12
 DDR A D13 AV46 SA_DQ_13
 DDR A D14 BA47 SA_DQ_14
 DDR A D15 AY50 SA_DQ_15
 DDR A D16 BF46 SA_DQ_16
 DDR A D17 BC47 SA_DQ_17
 DDR A D18 BF50 SA_DQ_18
 DDR A D19 BF48 SA_DQ_19
 DDR A D20 BC43 SA_DQ_20
 DDR A D21 BE49 SA_DQ_21
 DDR A D22 BA43 SA_DQ_22
 DDR A D23 BE47 SA_DQ_23
 DDR A D24 BF42 SA_DQ_24
 DDR A D25 BC39 SA_DQ_25
 DDR A D26 BE44 SA_DQ_26
 DDR A D27 BF40 SA_DQ_27
 DDR A D28 BB40 SA_DQ_28
 DDR A D29 BE43 SA_DQ_29
 DDR A D30 BF38 SA_DQ_30
 DDR A D31 BE41 SA_DQ_31
 DDR A D32 BA15 SA_DQ_32
 DDR A D33 BE11 SA_DQ_33
 DDR A D34 BE15 SA_DQ_34
 DDR A D35 BE14 SA_DQ_35
 DDR A D36 BB14 SA_DQ_36
 DDR A D37 BC15 SA_DQ_37
 DDR A D38 BE13 SA_DQ_38
 DDR A D39 BE16 SA_DQ_39
 DDR A D40 BF10 SA_DQ_40
 DDR A D41 BC11 SA_DQ_41
 DDR A D42 BF8 SA_DQ_42
 DDR A D43 BG7 SA_DQ_43
 DDR A D44 BC7 SA_DQ_44
 DDR A D45 BC9 SA_DQ_45
 DDR A D46 BD6 SA_DQ_46
 DDR A D47 BF12 SA_DQ_47
 DDR A D48 AV6 SA_DQ_48
 DDR A D49 BB6 SA_DQ_49
 DDR A D50 AW7 SA_DQ_50
 DDR A D51 AY6 SA_DQ_51
 DDR A D52 AT10 SA_DQ_52
 DDR A D53 AW11 SA_DQ_53
 DDR A D54 AU11 SA_DQ_54
 DDR A D55 AW9 SA_DQ_55
 DDR A D56 AR11 SA_DQ_56
 DDR A D57 AT6 SA_DQ_57
 DDR A D58 AP6 SA_DQ_58
 DDR A D59 AL7 SA_DQ_59
 DDR A D60 AR7 SA_DQ_60
 DDR A D61 AT12 SA_DQ_61
 DDR A D62 AM6 SA_DQ_62
 DDR A D63 AU7 SA_DQ_63

GS45

DDR SYSTEM MEMORY A

SA_BS_0
 SA_BS_1
 SA_BS_2

SA_RAS#
 BK20 DDR A CAS#
 SA_WE#

SA_DM_0
 SA_DM_1
 SA_DM_2
 SA_DM_3
 SA_DM_4
 SA_DM_5
 SA_DM_6
 SA_DM_7

SA_DQS_0
 SA_DQS_1
 SA_DQS_2
 SA_DQS_3
 SA_DQS_4
 SA_DQS_5
 SA_DQS_6
 SA_DQS_7
 SA_DQS#_0
 SA_DQS#_1
 SA_DQS#_2
 SA_DQS#_3
 SA_DQS#_4
 SA_DQS#_5
 SA_DQS#_6
 SA_DQS#_7

SA_MA_0
 SA_MA_1
 SA_MA_2
 SA_MA_3
 SA_MA_4
 SA_MA_5
 SA_MA_6
 SA_MA_7
 SA_MA_8
 SA_MA_9
 SA_MA_10
 SA_MA_11
 SA_MA_12
 SA_MA_13
 SA_MA_14

BC21 DDR A BS0
 BJ21 DDR A BS1
 BJ41 DDR A BS2
 BH22 DDR A RAS#
 BK20 DDR A CAS#
 BL15 DDR A WE#

DDR_A_BS0 12
 DDR_A_BS1 12
 DDR_A_BS2 12

DDR_A_RAS# 12
 DDR_A_CAS# 12
 DDR_A_WE# 12

DDR_A_DM[0..7] 12

DDR_A_DQS[0..7] 12

DDR_A_DQS#[0..7] 12

DDR_A_MA[0..14] 12

13 DDR_B_D[0..63]

U16E
 DDR B D0 AP54 SB_DQ_0
 DDR B D1 AM52 SB_DQ_1
 DDR B D2 AR55 SB_DQ_2
 DDR B D3 AV54 SB_DQ_3
 DDR B D4 AM54 SB_DQ_4
 DDR B D5 AN53 SB_DQ_5
 DDR B D6 AT52 SB_DQ_6
 DDR B D7 AU53 SB_DQ_7
 DDR B D8 AW53 SB_DQ_8
 DDR B D9 AY52 SB_DQ_9
 DDR B D10 BB52 SB_DQ_10
 DDR B D11 BC53 SB_DQ_11
 DDR B D12 AV52 SB_DQ_12
 DDR B D13 AV55 SB_DQ_13
 DDR B D14 BB52 SB_DQ_14
 DDR B D15 BC55 SB_DQ_15
 DDR B D16 BF54 SB_DQ_16
 DDR B D17 BE51 SB_DQ_17
 DDR B D18 BH48 SB_DQ_18
 DDR B D19 BK48 SB_DQ_19
 DDR B D20 BE53 SB_DQ_20
 DDR B D21 BH52 SB_DQ_21
 DDR B D22 BK46 SB_DQ_22
 DDR B D23 BJ47 SB_DQ_23
 DDR B D24 BL45 SB_DQ_24
 DDR B D25 BL45 SB_DQ_25
 DDR B D26 BL44 SB_DQ_26
 DDR B D27 BH44 SB_DQ_27
 DDR B D28 BH46 SB_DQ_28
 DDR B D29 BK44 SB_DQ_29
 DDR B D30 BK40 SB_DQ_30
 DDR B D31 BJ39 SB_DQ_31
 DDR B D32 BK10 SB_DQ_32
 DDR B D33 BH10 SB_DQ_33
 DDR B D34 BK6 SB_DQ_34
 DDR B D35 BH6 SB_DQ_35
 DDR B D36 BJ9 SB_DQ_36
 DDR B D37 BL11 SB_DQ_37
 DDR B D38 BG5 SB_DQ_38
 DDR B D39 BJ5 SB_DQ_39
 DDR B D40 BG3 SB_DQ_40
 DDR B D41 BF4 SB_DQ_41
 DDR B D42 BD4 SB_DQ_42
 DDR B D43 BA3 SB_DQ_43
 DDR B D44 BE5 SB_DQ_44
 DDR B D45 BF2 SB_DQ_45
 DDR B D46 BB4 SB_DQ_46
 DDR B D47 AY4 SB_DQ_47
 DDR B D48 BA1 SB_DQ_48
 DDR B D49 AF2 SB_DQ_49
 DDR B D50 AU1 SB_DQ_50
 DDR B D51 AT2 SB_DQ_51
 DDR B D52 AT4 SB_DQ_52
 DDR B D53 AV4 SB_DQ_53
 DDR B D54 AU3 SB_DQ_54
 DDR B D55 AR3 SB_DQ_55
 DDR B D56 AN1 SB_DQ_56
 DDR B D57 AP4 SB_DQ_57
 DDR B D58 AL3 SB_DQ_58
 DDR B D59 A11 SB_DQ_59
 DDR B D60 AK4 SB_DQ_60
 DDR B D61 AM4 SB_DQ_61
 DDR B D62 AH2 SB_DQ_62
 DDR B D63 AK2 SB_DQ_63

GS45

DDR SYSTEM MEMORY B

SB_BS_0
 SB_BS_1
 SB_BS_2

SB_RAS#
 SB_CAS#
 SB_WE#

SB_DM_0
 SB_DM_1
 SB_DM_2
 SB_DM_3
 SB_DM_4
 SB_DM_5
 SB_DM_6
 SB_DM_7

SB_DQS_0
 SB_DQS_1
 SB_DQS_2
 SB_DQS_3
 SB_DQS_4
 SB_DQS_5
 SB_DQS_6
 SB_DQS_7
 SB_DQS#_0
 SB_DQS#_1
 SB_DQS#_2
 SB_DQS#_3
 SB_DQS#_4
 SB_DQS#_5
 SB_DQS#_6
 SB_DQS#_7

SB_MA_0
 SB_MA_1
 SB_MA_2
 SB_MA_3
 SB_MA_4
 SB_MA_5
 SB_MA_6
 SB_MA_7
 SB_MA_8
 SB_MA_9
 SB_MA_10
 SB_MA_11
 SB_MA_12
 SB_MA_13
 SB_MA_14

BJ13 DDR B BS0
 BK12 DDR B BS1
 BK38 DDR B BS2
 BE21 DDR B RAS#
 BH14 DDR B CAS#
 BK14 DDR B WE#

DDR_B_BS0 13
 DDR_B_BS1 13
 DDR_B_BS2 13

DDR_B_RAS# 13
 DDR_B_CAS# 13
 DDR_B_WE# 13

DDR_B_DM[0..7] 13

DDR_B_DQS[0..7] 13

DDR_B_DQS#[0..7] 13

DDR_B_MA[0..14] 13




PROJECT : LL1
 Quanta Computer Inc.


Size	Document Number	Rev
Custom	Cantiga_C (DDR interface)	1A

Date: Thursday, April 23, 2009 Sheet 8 of 38

Ivcc_sm (DDR3, 1.5V, 1066MTs) -->4140mA



IVCC_AXG-->7700mA(GS45)



Layout Note:
370 mils from edge.

Layout Note:
Inside GMCH cavity.


Layout Note:
370 mils from edge.


VCC CORE

POWER

VCC NCTF

GS45





U16I

U16J

VSS


VSS

VSS NCTF



VSS SCB

VSS NCTF



VSS SCB



7,9,10,12,32,33,34 +1.5V_MEM
2,4,7,10,12,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,30,31,33,34 +3V
12,32,34 +0.75V_DDR_VTT
7,32 +V_DDR_MCH_REF



Place these Caps near So-Dimm







Timing diagram for ACZ signals. The diagram shows four signals: ACZ_RST# (R366), ACZ_SDOUT (R351), ACZ_SYNC (R349), and ACZ_BCLK (R364). Each signal has a period of 33.4 ns. The signals are connected to ACZ_RST#_AUDIO (18), ACZ_SDOUT_AUDIO (18), ACZ_SYNC_AUDIO (18), and BIT_CLK_AUDIO (18) respectively. The signals are also connected to C479, C465, and C469, which are 10pF/50V_4 capacitors connected to ground.


TPM physical presence	
ICH_GPIO57	Low: Default

TPM physical presence	
ICH_GPIO57	Low: Default







Swap SIM_DET & CLK_SATA_OE# Mika 20090312
 Connect SIM_DET to GPIO49 Mika 20090317
 Connect SIM_DET to GPIO1 Mika 20090319



RESERVED BOARD ID



PROJECT : LL1
Quanta Computer Inc.

Place TX DC blocking caps close ICH9.

WLAN

0207

WWAN

26 PCIE_RXN1
26 PCIE_RXP1
26 PCIE_TXN1
26 PCIE_TXP1

C443 1 2 .1U/10V/X5 40 PCIE_TXN1 C
C444 1 2 .1U/10V/X5 40 PCIE_TXP1 C

Del PCI-E interface (WWAN use USB type) Mika 20090317

Change WLAN to PCI-E-2 Mika 20090318

LAN

19 PCIE_RXN6_LAN
19 PCIE_RXP6_LAN
19 PCIE_TXN6_LAN
19 PCIE_TXP6_LAN

C446 .1U/10V/X5 4 PCIE_TXN6 C
C445 .1U/10V/X5 4 PCIE_TXP6 C

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67

*PAD

*PAD

T68

T72

*PAD

*PAD

T69

T67


*PAD

*PAD


T68




Add C480 and C481 Mika 20090316



Connect to Function Board

HEADPHONE
Normal OpenMIC-IN JACK
Normal Close

INT MIC



Del R156 and Q8 then short Volmute# directly Mika 20090318



Change PC_BEEP voltage level to 1/10 Mika 20090319
Change PC_BEEP voltage level to 2/3 Mika 20090421

INT Speaker


HP Sense

MIC Sense

EMI Reserved


Change R166-R169 to 0603 size Mika 20090316
Change R166-R169 from 0ohm to BK1608HS601 Mika 20090320EXT_MIC_PLUG-H --- EXTERNAL MIC
EXT_MIC_PLUG-L --- INTERNAL MIC
MIC JACK DETECT PIN IS NORMAL CLOSE TYPE

Del R94,R163 to short AGND and GND directly Mika 20090316

Layout Note: Path from +5V to LPWR_5.0 and RPWR_5.0 must be very low resistance (<0.01 ohms).
Place bypass caps very close to device.




CCD POWER CONTROL




SUPPORT 13.3" LED TYPE LCD

BACK LIGHT CONTROL





BACK LIGHT SUPPLY




2,4,7,10,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27,28,30,31,33,34 +3V
17,18,21,22,24,25,27,28,34 +5V
29,30,31,32,33,34 VIN
14,19,24,27,28,29,30,34 3VPCU





20





Reserve RP11-RP13 for EMI request Mika 20090422
 Remove RP4-RP6 and add R373-R375 Mika 20090320
 Change RP3 from 0ohm to WCM-2012-900T Mika 20090320




0212 Update footprint.

Swap CN5 Pin1,2,3,4,5 & Pin11,12,13,14,15 Mika 20090312
Change CN5 footprint Mika 20090318


22

CRT PORT

- 7 CRT_R_CON CRT_R_CON
- 7 CRT_G_CON CRT_G_CON
- 7 CRT_B_CON CRT_B_CON
- 7 HSYNC HSYNC
- 7 VSYNC VSYNC
- 7 CRTDCLK CRTDCLK
- 7 CRTDDAT CRTDDAT




0218 Change by ESD suggestion




 PROJECT : LL1 Quanta Computer Inc.		Rev 1A
Size Custom	Document Number <Doc> CONN (CRT)	
Date: Thursday, April 23, 2009	Sheet 22 of 38	

Blue Tooth control

0223 Correct correction to BT.



USB port X1




0207 update footprint.

0224 SWAP USB Net

Change USB CONN footprint Mika 20090305

Change USB CONN footprint Mika 20090318

Accelerometer Sensor



G_SENSOR Asm/NoAsm TABLE


	ADXL322	No Accel.
Ra	NO_ASM	ASM
Rb	ASM	ASM
all others	ASM	NO_ASM

0209 update footprint.

0213 Follow HengshanII (LE8)



Increase Z-axis signal Mika 20090415

TOUCH PAD CONNECTOR



0212 Swap Pin definition
0216 Change TP conn. to 6P.
Change TP CONN to 4P Mika 20090305
Swap TP CONN Mika 20090312

KEYBOARD CONNECTOR




0223 Swap Keyboard Matrix for Routing


24

<-- Swap signal Mika 20090306

Swap pin definition Mika 20090305



0212 Swap Pin definition




PROJECT : LL1
Quanta Computer Inc.


Size B Document Number <Doc> **CONN (KB, TP)** Rev 1A

Date: Thursday, April 23, 2009 Sheet 24 of 38



FAN CONTROL



SATA-HDD CONNECTOR




0213 Reserved for EMI, power consumption




PROJECT : LL1
Quanta Computer Inc.

Size B	Document Number <Doc>	Rev 1A
CONN (HDD, FAN)		
Date: Thursday, April 23, 2009	Sheet 25 of 38	




R222 and R341 Connect to +3V Mika 20090318




Circular terminal NO.	SIM CARD	PIN NO.
Pin 1	GND	Q1
Pin 2	VCC	Q2
Pin 3	RST	Q3
Pin 4	CLK	Q4
Pin 5	I/O : serial data input/output	
Pin 6	CSK	
Pin 7	N/A	
Pin 8	N/A	
Pin 9	Common Terminal	
Pin 10	Contact Switch	
Pin 11-16	GND	

ALS/ Button Board




Change ALS smb to MB_CLK/MB_DATA Mika 20090421

Front LED indicator Board



Change Front LED CONN to 10P Mika 20090306

Function Board




USB PORT

USB PORT


CARD READER

Digital Side



Analog Side



		PROJECT :LL1	
		Quanta Computer Inc.	
Size B	Document Number <Doc>	CONN (WIRE to BOARD, LED)	
Date:	Thursday, April 23, 2009	Sheet	27 of 38
			Rev 1A



 PROJECT : LL1 Quanta Computer Inc.		Rev 1A
Size C	Document Number <Doc> EC (ITE8502E)	
Date:	Thursday, April 23, 2009	Sheet 28 of 38





DC/DC 3VPCU/5VPCU/+15V


Ton:OUT1/OUT2 Switching Frequency
 VCC: 200kHz/300kHz
 OPEN (REF): 400kHz/300kHz
 GND: 400kHz/500kHz


5 Volt +/- 5%
 Peak current:6A
 OCP minimum 10A


3.3 Volt +/- 5%
 Peak current:6A
 OCP minimum 7.5A

















WLAN NUT



VGA NUT



WWAN NUT

Change Hole15 footprint Mika 20090316



PROJECT : LL1
Quanta Computer Inc.

Size B	Document Number <Doc>	Rev 1A
Date: Thursday, April 23, 2009	Sheet 35 of 38	

02 -- Clock Generator
 1) Disable ITP...0211
 2) Connect VDD_IO to 1.05V...0216
 3) Connect WLAN PCI-E to SRC10 contrlled by CR#_H...0218
 4) Swap DREFFSSCLK pair to SRCCLK1 for spread spectrum...0220

03 -- Penryn (HOST BUS) 1/3
 1) Del reserved ITP connector...0209
 2) Disconnect ITP Clock...0209
 3) Connect WLAN to SRC8, No clock request connect...0209
 4) Add PROCHOT# level shift between 1.05V and +3V...0211

07 -- Cantiga_B (VGA,DMI)
 1) Connect DDR3 CH.A (CKE1,ODT1,CS1,M_CLK_DDR1) signals...0209
 2) Del SM_PWROK AND logic...0211
 3) Del PM_EXTTTS#1 connection due to no DDR thermal monitor...0211
 4) Connect UMA HDA for HDMI support...0211
 5) Correct TV DAC disable connection...0218

09 -- Cantiga_D (VCC,NCTF)
 1) Mount VCC_AXG_SENSE, VSS_AXG_SENSE 100hm...0209

10 -- Cantiga_E (POWER)
 1) Add CRT DAC power to enable CRT feature...0211
 2) Add CRT Enable/ TV disable DAC power...0218

12 -- DDR3 (A) SO-DIMM RVS
 1) Paste DDR3 socket module...0209
 2) Update DDR3 conn. footprint...0211
 3) Correct Dimm0 Address...0213

13 -- DDR3 (B) SO-DIMM STD
 1) Del DDR thermal monitor...0209
 2) Update DDR3 conn. footprint...0211

14 -- ICH9-M_A_(CPU,SATA,IDE)
 1) Connect HDA to UMA for iHDMI support...0211
 2) Correct SATA decoupling...0211

16 -- ICH9-M_B_(USB,PCIE,DMI)
 1) Swap USB port for USB Host controller allocation...0219

17 -- ICH9-M_D_(POWER,GND)
 1) Modfiy HDA BUS power plan to +1.5V(LC)...0213
 2) Add decoupling on VCCL_1_05 as Design Guide request...0224

18 -- AUDIO (CX20582, SPK)
 1) Correct PCBEEP (EC) netname...0209
 2) Update Conexant review result...0211
 3) Move MIC conn. to daugter board due to ME concern...0212
 4) Move Jack related components to daughter board...0213
 5) Correct Mute function...0213
 6) Modify MIC BIAS to net"AVDD_3.3V" (LC)...0213
 7) Modify HDA BUS power to +1.5V(LC)...0213
 8) Reserve PCBEEP Gain pull high for further experiment...0224.
 9) Del MIC-IN decoupling Cap. and change Pull High to 2.2K...0224
 10) Change MIC_IN VBIAS from Codec...0224.
 11) Enlarge +5VA trace width...0226

19 -- LAN (BCM57780, RJ45)
 1) Update Transformer footprint...0209
 2) Update RJ45 footprint...0211
 3) Reserve 00hm short in LANVCC (LC)...0213
 4) Add 00hm short reserved for Energey_DET net(LC)...0213
 5) Change LAN Chip to BCM57780...0216
 6) Remove 1.6V single net...0216

20 -- CONN (LVDS, CCD)
 1) Correct Backlight PWM netname from EC...0209
 2) Update LCD conn. footprint...0212
 3) Reserve LVDS +3V 00hm short for further experiment...0213
 4) Reserve CAMERA VCC 00hm short for further experiment...0213
 5) Reserve CCD USB port Common mode Choke...0217

21 -- CONN (HDMI, level Shift)
 1) Add EMI reserved RP (0X2) in HDMI signals...0212
 2) Update HDMI conn. footprint...0212
 3) Add diode in +5V_HDMIC series(LC)...0213

22 -- CONN (CRT)
 1) Update CRT conn. footprint...0211
 2) Change ESD solution...0218

23 -- CONN (USB, BT, G sensor)
 1) Update G-sensor footprint...0209
 2) Change USB port bulk from 100U to 150U(LC)...0213
 3) G-sensor follow HengshanII...0213
 4) Del additioanl USB power Bulk and filter...0218
 5) Correct BBCPEX1,2 connection...0223
 6) Swap USB net for routing...0224

24 -- CONN (KB, TP)
 1) Update TP connector footprint...0209
 2) Swap TP pin definition...0212
 3) Swap KB pin definitoin...0212
 4) Swap Keyboard matrix for routing...0223

25 -- CONN (HDD,FAN)
 1) Modify Fan connector and Pin define...0210
 2) Update HDD conn. footprint...0211
 3) Reserve HDD 3V/5V short jump for further EMI/power consumption check(LC)...0213
 4) Change FAN conn. to right angle...0217

26 -- CONN (MINI PCI-E, SIM)
 1) Connect SIM socket Detect...0209
 2) Modify Mini Card LED indicator connection...0209
 3) Modify WWAN 470u bulk reserved to 10u...0211
 4) Connect WLAN OE#...0218
 5) Correct BBCPEX1,2 connection...0223
 6) EMI add 1000P filter in 3VSUS trace...0224
 7) Remove +3V to +3.3VAUX connection, reserve only 3VSUS...0225

27 -- CONN (WIRE to BOARD, LED)
 1) Connect USB/Audio/CR function connector...0210
 2) Connect ALS/ Button connector...0210
 3) Connect Front LED indicator connector...0210
 4) Connecet MIC on ALS board...0212
 5) Update 30Pin Wire to Board conn. footprint...0212
 6) EMI add reserved filter for power trace...0217

28 -- EC (ITE8502E)
 1) Connect NOVO function...0210
 2) NC un-used GPIO as test points...0210
 3) Connect G-sensor signals...0213
 4) Connect TP_LED#...0216
 5) Disconnect ENERGY_DET...0216

07 -- Cantiga_B (VGA,DMI)
 1) TV_DCONSEL_0/1 connect to GND ...0312
 2) Connect DDR3_PWG to NB ...0312
 3) Add R372 in ACZ_SDIN1 ...0317
 4) Add U22 and C486 for DDR3_PWG ...0318

14 -- ICH9-M_A_(CPU,SATA,IDE)
 1) Support PCI-E Type SSD ...0317
 2) PCI-E Type SSD change to SATA1 ...0320

15 -- ICH9-M_C_(PM,GPIO,SMB)
 1) Swap SIM_DET & CLK_SATA_OE# ...0312
 2) Connect SIM_DET to GPIO49 ...0317
 3) Connect SIM_DET to GPIO1 ...0319

16 -- ICH9-M_B_(USB,PCIE,DMI)
 1) Del PCI-E interface (wWAN use USB type) ...0317
 2) Change WLAN to PCI-E-2 ...0318

18 -- AUDIO (CX20582, SPK)
 1) Del R94,R163 to short AGND and GND directly ...0316
 2) Add C480 and C481 ...0316
 3) Change R344 to 1206 size ...0316
 4) Change C235 to 0.1U ...0316
 5) Change R166-R169 to 0603 size ...0316
 6) Del R156 and Q8 then short Volmute# directly ...0318
 7) Change PC_BEEP voltage level to 1/10 ...0319
 8)Change R166-R169 from 0ohm to BK1608HS601 ...0320

19 -- LAN (BCM57780, RJ45)
 1) Change LAN CONN footprint ...0305
 2) Connect LOM_DISABLE# to EC ...0310
 3) Swap U9 pin5 pin6 ...0312

21 -- CONN (HDMI, Level Shift)
 1) Remove RP4-RP6 and add R373-R375 ...0320
 2) Change RP3 from 0ohm to WCM-2012-900T ...0320

22 -- CONN (CRT)
 1) Swap CN5 Pin1,2,3,4,5 & Pin11,12,13,14,15 ...0312
 2) Change CN5 footprint ...0318

23 -- CONN (USB, BT, G sensor)
 1) Change USB CONN footprint ...0305
 1) Change USB CONN footprint ...0318

24 -- CONN (KB, TP)
 1) Swap CN7 pin definition ...0305
 2) Change TP conn to 4P ...0305
 3) Swap KB bypass capacity and resistor ...0306
 4) Swap TP CONN ...0312

26 -- CONN (MINI PCI-E, SIM)
 1) Change PCI-E interface to SATA interface ...0317
 2) R222 and R341 Connect to +3V ...0318

27 -- CONN (WIRE to BOARD, LED)
 1) Change Front LED CONN to 10P ...0306

28 -- EC (ITE8502E)
 1) Swap Y3 PIN1 and PIN4 ...0319

31 -- POWER_CPU CORE (RT8152B)
 1) PR123 change to 499ohm ...0317
 2) Del PR120 and PR131 ...0317

32 -- POWER_DDR3 (RT8207AGQW)
 1) Mount PR124 and connect to 3VSUS ...0312

35 -- HOLES, PAD, NUT
 1) Change Hole15 footprint ...0316

14 -- ICH9-M_A_(CPU,SATA, IDE)
 1) Add charge schematic for RTC ...0421

18 -- AUDIO (CX20582, SPK)
 1) Change PC_BEEP voltage level to 2/3 ...0421
 2) By vendor suggestion "D22 and D23 close to codec" ...0421

21 -- CONN (HDMI, level Shift)
 1) Reserve RP11~RP13 for EMI request ...0422

23 -- CONN (USB, BT, G sensor)
 1) Increase Z-axis signal ...0415

24 -- CONN (KB, TP)
 1) Reserve Varistor for ESD ...0422

27 -- CONN (WIRE to BOARD, LED)
 1) Change ALS smb to MB_CLK/MB_DATA ...0421

28 -- EC (ITE8502E)
 1) Change ID_PIN to pull high ...0421
 2) Reserve capacity on LED signal for EMI ...0421

change 0 Ohm to short footprint:

P02: (1) Short connect R99.

P10: (1) Short connect R45, R57

P20: (1) Short connect R3, R4

P21: (1) Short connect L2, L3, L38

P22: (1) Short connect R210, R224

P23: (1) Short connect R111, R281, R283

P28: (1) Short connect R79, R274

P30: (1) Short connect PR12, PR101

P31: (1) Short connect PR82, PR83, PR87, PR96, PR99 PR104, PR108, PR113, PR135

P32: (1) Short connect PR23

P33: (1) Short connect PR121

P34: (1) Short connect PR169