

PCB STACK UP

Arrandale (UMA+VGA)

DDR SYSTEM MEMORY

rPGA 989

P3,4, 5, 6

Graphics Interfaces

FDI

DMI






POWER SYSTEM	
ISL88731A	P25
RT8210B	P26
UP6163	P27
UP6111A	P28
RT015A	P29
ISL62882C	P30
RT8152C	P32


+VCC_CORE
+1.5V +1.5V/SUS
+VTT +1.05V
+1.8V
+1.5V_S5 +3VPCU +3V_S5 +3V +5VPCU +5V_S5 +5V +SMDDR_VTERM +SMDDR_VREF

CLOCK Gen [CLK]

Pin1/17/24
Sligo595 =>1.5V (AL000595000)
Sligo590 =>3.3V (AL8SP590000)


**CLK CRYSTAL****CLK CPU_SEL**

	0	1
CPU_SEL	CPU =133MHZ (default)	CPU=100MHZ

CLK I2C

CLK POWERGOOD
Change to +3VPCU
(follow CRB)


Change to +3VPCU
(follow CRB)




Quanta Computer Inc.
PROJECT : TE2


Size	Document Number CLOCK GENERATOR	Rev 2A
Date:	Friday, March 19, 2010	Sheet 2 of 35

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)






AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)





Size	Document Number	Rev
	PROCESSER 4/4 (GND)	2A
Date:	Tuesday, March 09, 2010	Sheet 6 of 35

The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.0k Ω +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.


IBEX PEAK-M (HDA,JTAG,SATA)




IBEX PEAK-M (LVDS,DDI)




Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC




A17	VSS159	VSS259	H49
B11	VSS160	VSS260	H5
B15	VSS161	VSS261	J24
B19	VSS162	VSS262	K11
B23	VSS163	VSS263	K43
B31	VSS164	VSS264	K47
B35	VSS165	VSS265	K6
B39	VSS166	VSS266	L14
B43	VSS167	VSS267	L12
B47	VSS168	VSS268	L28
B51	VSS169	VSS269	L32
B55	VSS170	VSS270	L36
B59	VSS171	VSS271	L40
B63	VSS172	VSS272	L42
B67	VSS173	VSS273	M12
B71	VSS174	VSS274	M16
B75	VSS175	VSS275	M20
B79	VSS176	VSS276	M24
B83	VSS177	VSS277	N38
B87	VSS178	VSS278	M34
B91	VSS179	VSS279	M38
B95	VSS180	VSS280	M42
B99	VSS181	VSS281	M46
C14	VSS182	VSS282	M49
C18	VSS183	VSS283	M5
C22	VSS184	VSS284	M8
C26	VSS185	VSS285	P11
C30	VSS186	VSS286	P15
C34	VSS187	VSS287	AD15
C38	VSS188	VSS288	P22
C42	VSS189	VSS289	P30
C46	VSS190	VSS290	P32
C50	VSS191	VSS291	P34
C54	VSS192	VSS292	P45
C58	VSS193	VSS293	P42
C62	VSS194	VSS294	P47
C66	VSS195	VSS295	R2
C70	VSS196	VSS296	T12
C74	VSS197	VSS297	T41
C78	VSS198	VSS298	T46
C82	VSS199	VSS299	T49
C86	VSS200	VSS300	T5
C90	VSS201	VSS301	T8
C94	VSS202	VSS302	U30
C98	VSS203	VSS303	U31
D02	VSS204	VSS304	U32
D06	VSS205	VSS305	U37
D10	VSS206	VSS306	V23
D14	VSS207	VSS307	V11
D18	VSS208	VSS308	P16
D22	VSS209	VSS309	V19
D26	VSS210	VSS310	V20
D30	VSS211	VSS311	V22
D34	VSS212	VSS312	V30
D38	VSS213	VSS313	V31
D42	VSS214	VSS314	V32
D46	VSS215	VSS315	V37
D50	VSS216	VSS316	V34
D54	VSS217	VSS317	V38
D58	VSS218	VSS318	V43
D62	VSS219	VSS319	V45
D66	VSS220	VSS320	V46
D70	VSS221	VSS321	V47
D74	VSS222	VSS322	V48
D78	VSS223	VSS323	V5
D82	VSS224	VSS324	V7
D86	VSS225	VSS325	V8
D90	VSS226	VSS326	W2
D94	VSS227	VSS327	W52
D98	VSS228	VSS328	X11
E02	VSS229	VSS329	X15
E06	VSS230	VSS330	Y15
E10	VSS231	VSS331	Y23
E14	VSS232	VSS332	Y30
E18	VSS233	VSS333	Y31
E22	VSS234	VSS334	Y32
E26	VSS235	VSS335	Y38
E30	VSS236	VSS336	Y43
E34	VSS237	VSS337	Y46
E38	VSS238	VSS338	Y49
E42	VSS239	VSS339	Y5
E46	VSS240	VSS340	P49
E50	VSS241	VSS341	P24
E54	VSS242	VSS342	Y6
E58	VSS243	VSS343	Y8
E62	VSS244	VSS344	Y24
E66	VSS245	VSS345	AD51
E70	VSS246	VSS346	AT8
E74	VSS247	VSS347	AD47
E78	VSS248	VSS348	X47
E82	VSS249	VSS349	X12
E86	VSS250	VSS350	AT6
E90	VSS251	VSS351	AT13
E94	VSS252	VSS352	AT3
E98	VSS253	VSS353	AK45
F02	VSS254	VSS354	AK39
F06	VSS255	VSS355	AK15
F10	VSS256	VSS356	AK14
F14	VSS257	VSS357	AK16
F18	VSS258	VSS358	AK17



U17B



IN C463 27P/5




CH 2/5 (PCIE, SMBUS,


Date: Wednesday, March 10, 2010 Sheet 8 of 35

1

IBEX PEAK-M (DMI,FDI,GPIO)





IBEX PEAK-M (GND)




SPKR	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled															
GNT3#/ GPIO55	0 = Default Mode (Internal weak Pull-down) 1 = No Reboot Mode with TCO Disabled															
HDA_DOCK_EN #/GPIO33	0 = Top Block Swap Mode 1 = Default Mode (Internal pull-up)															
GNT0#, GNT1#																
Boot BIOS Strap <table border="1"> <thead> <tr> <th>PCI_GNT0#</th><th>GNT#1</th><th>Boot BIOS Location</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>LPC</td></tr> <tr> <td>0</td><td>1</td><td>Reserved (NAND)</td></tr> <tr> <td>1</td><td>0</td><td>PCI</td></tr> <tr> <td>1</td><td>1</td><td>SP1</td></tr> </tbody> </table>		PCI_GNT0#	GNT#1	Boot BIOS Location	0	0	LPC	0	1	Reserved (NAND)	1	0	PCI	1	1	SP1
PCI_GNT0#	GNT#1	Boot BIOS Location														
0	0	LPC														
0	1	Reserved (NAND)														
1	0	PCI														
1	1	SP1														
SPI_MOSI																
NV_ALE	1 = Enabled 0 = Disabled (Default)															
GPIO8	This signal has a weak internal pull-up. NOTE: This signal should not be pulled low															
GPIO15	0 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality															
GPIO27	0 = Disables the VccVRM. Need to use on-board filter circuits for analog rails. 1 = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. This signal has a weak internal pull-up.															


Board ID	ID1	ID2	ID3	ID4	ID5	ID6
UMA SKU VGA SKU	H L					
W/ MDC W/O MDC		H L				
W/ HDMI W/O HDMI			H L			
W/O 3G W/ 3G				H L		
15" 14"					H L	
W/O BT W/ BT						H L



 Quanta Computer Inc. PROJECT : TE2		Rev 2A
Size	Document Number	
PCH 4/5 (GPIO & Strap)		
Date:	Wednesday, March 10, 2010	Sheet 10 of 35



[HDM]



The schematic diagram illustrates the HDMI interface connections. On the left, the signal lines are labeled: **HDMITX2N**, **HDMITX1N**, **HDMITX0N**, **HDMICLK-**, **HDMI_DDCCLK**, and **HDM_DDCDATA**. On the right, the corresponding signal lines are labeled: ***HM@100_4**, **HDMITX2P**, **HDMITX1P**, **HDMITX0P**, **HDMICLK+**, and ***HM@56P/50V_4**. The signal lines are connected to termination components: **R123** (resistor) for **HDMITX2N** to ***HM@100_4**, **R126** (resistor) for **HDMITX1N** to ***HM@100_4**, **R119** (resistor) for **HDMITX0N** to ***HM@100_4**, and **R113** (resistor) for **HDMICLK-** to ***HM@100_4**. The **HDMI_DDCCLK** and **HDM_DDCDATA** lines are connected to **C433** (capacitor) and **C427** (capacitor) respectively, both labeled ***HM@56P/50V_4**, which are then connected to ground.




Diagram illustrating the connections for the RP14, RP13, RP12, and RP11 modules, showing the mapping of HDMITX and HDMIRX signals to the corresponding pins on the modules.


- RP14:**
 - HDMITX2P (Pin 1) connects to HDMITX2P (Pin 2).
 - HDMITX2N (Pin 1) connects to HDMITX2N (Pin 2).
 - HDMITX1P (Pin 4) connects to HDMITX1P (Pin 3).
 - HDMITX1N (Pin 4) connects to HDMITX1N (Pin 3).
- RP13:**
 - HDMICLK+ (Pin 1) connects to HDMICLK+ (Pin 2).
 - HDMICLK- (Pin 1) connects to HDMICLK- (Pin 2).
- RP12:**
 - HDMITX0P (Pin 1) connects to HDMITX0P (Pin 2).
 - HDMITX0N (Pin 1) connects to HDMITX0N (Pin 2).
- RP11:**
 - HDMITX0P (Pin 1) connects to HDMITX0P (Pin 2).
 - HDMITX0N (Pin 1) connects to HDMITX0N (Pin 2).

The diagram also shows the module identifiers and their associated signal names:





- RP14: *DLP11SN900HL2L (90.0, 15A)
- RP13: *DLP11SN900HL2L (90.0, 15A)
- RP12: HM@DLP11SN900HL2L (90.0, 15A)
- RP11: *DLP11SN900HL2L (90.0, 15A)




MINI Card Slot#1
(WiFi) [WLN]




MINI Card Slot#2
3G [M3G]




SIM CARD



SATA HDD Re-driver IC




ESATA CONN





USB MB SIDE

+5.5V
I(max):0.1136A
Power:0.625W



SATA ODD



[ODD]



SATA HDD

[HDD]


SATA HDD Re-driver IC




Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	HDD/ODD/MDC	2A
Date:	Wednesday, March 10, 2010	Sheet 18 of 35


Codec (CX20583) [ADO]




Earphone




External MIC




Close to Earphone CONN



MDC



Atheros Lan






LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode

PLACE NEAR LAN IC SIDE


TRANSFORMER

RJ45







INT KeyBoard [KBC]




TP board [TPD]



Power board [PSW]




Bluetooth [BTM]




HOLE


CPU



MDC



MINI CARD




Quanta Computer Inc.
PROJECT : TE2


Size	Document Number	Rev
	KB/TP&TP/PB/FL/LEB/MMB/B-CAS	2A
Date:	Wednesday, March 10, 2010	Sheet 23 of 35

LED [LED]


AC-IN




BATTERY




RF LED







HDD/ODD





CARDREADER





ESD Protect



EMI



EMI PAD





D3A : Add C547,C548,C549,C550 0.1u Cap for EMI issue.




Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	LED/HOLE	2A
Date:	Wednesday, March 10, 2010	Sheet 24 of 35





 Quanta Computer Inc. PROJECT : TE2	
Size	Document Number +VTT (UP6111A)
Date:	Wednesday, March 10, 2010
Sheet	28 of 35
Rev	1A



$$V_{OUT} = (1 + R1/R2) * 0.8$$

OCP Fellow IC spec~3.7A


FOR UMA 0.194A
For VGA 1.345A





Quanta Computer Inc.

PROJECT : TE2


Size	Document Number	Rev
	+1.8V (RT8015A)	1A
Date:	Tuesday, March 09, 2010	Sheet 29 of 35





Quanta Computer Inc.
PROJECT : TE2

Size	Document Number	Rev
	Discharge	1A
Date:	Wednesday, March 10, 2010	Sheet 31 of 35



OCP 20A
(Peak 19A, AVG 15.4A)

Total capacitor : 330 uF
ESR : 4.5mΩ
f : 300k Hz


Table of Contents		
PAGE	DESCRIPTION	BOI - FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3	Clock Generator	CLK
4-7	Processor	CPU
8-14	PCH	CLG
9	RTC	RTC
15-16	DDRIII SO-DIMM	DDR
17	VGA Connector	VGA
18	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
19	Display Port	DPP
20	HDMI comm part	HDM
	HDMI for GM	HMG
21	SATA ODD	ODD
	Main SATA HDD & 2nd SATA HDD	HDD
	G-Sensor	H3D
22	5 IN 1 Card reader	MMC
	IEEE1394	FIW
23	MINI Card (Wi-Fi & WIMAX)	WLN
	MINI Card 2nd	MNC
	MINI Card 3rd	MNC
	TMA Connector	TMA
24	INT KeyBoard & K/B LED Power	KBC
	LED Board	LED
	TP&FP board	TPD,FPD
	Bluetooth Connector	BTM
	Felica Connector	FEC
	MMB Connector	MMB
	Power SW	PSW
	B-CAS Connector	BCS
25	New Card (Express Card)	EXC
	E-SATA comb USB	ESA
	USB Connector	USB
	Audio & USB Board	USB,ADO
	Light Sensor	LSN
	Satellite LED	LED
	RF LED / WIMAX LED / Kill SW	KSW
26	EC WP8763LDG/WPC8769L(O)	KBC
	CIR	CIR
27	Codec (CX20583)	ADO
28	FM Tunner	FMM
	Modem Connector	MDM
	HOLE	
29	Atheros LAN	LAN
30	NVRAM Connecytor	NVR
31	Charger (ISL6251A)	PWM
32	System 5V/3V (ISL6237)	PWM
33	CPU CORE (ISL62882)	PWM

POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States
			ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
+5V_TMA	+5V	MAIN_ON	S0
WIMAX_P	+3.3V	WMAX_P for EC	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_S5	+1.5V	S5_ON	S0~S5
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V~+1.1V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		GFXVR_EN	S0

GND PLANE	PAGE
 GND_SIGNAL	32
 CARD_GND	21
 AGND_DC/DC	31
 GND	ALL

PAGE	DESCRIPTION	BOI - FUNCTIONS
34	VAXG (ISL62881)	PWM
35	+VTT (UP6111A)	PWM
36	+1.05V (UP6111AQDD)	PWM
37	DDR 1.5V (TPS51116)	PWM
38	Discharge (1.5V_S5/1.8V)	PWM
39	Power Tree Table	
40	PCH Power Plane	
41	Power Management	
42	Change List	

Power Tree Table



Power Distribution List

Power	Distribution

Model		REV	CHANGE LIST				MODEL			TE2	
							PAGE	FROM	To		
TE2 MB	B2A	PAGE(16) : Add BT_EN# for combo RF control for BT				1	1A				
		PAGE(27) : Change DDR S3_1.5V ON circuit.				2	1A				
	C3A					3	1A				
						4	1A				
	D3A	PAGE(07) : Add ESATA re-driver IC				5	1A				
						6	1A				
		PAGE(24) : LED luminance to light,R321、R319 1K-ohm change 2.2K-ohm.				7	1A				
		PAGE(24) : LED luminance too low,R317 560-ohm change 220-ohm.				8	1A				
		PAGE(19) : Add R61,R62,R63,R64 0.1-ohm to avoid speaker burn.				9	1A				
		PAGE(16) : Add Q62 to avoid leakage current.				10	1A				
						11	1A				
						12	1A				
						13	1A				
						14	1A				
						15	1A				
						16	1A				
						17	1A				
						18	1A				
						19	1A				
						20	1A				
						21	1A				
						22	1A				
					23	1A					
					24	1A					
					25	1A					
					26	1A					
					27	1A					
					28	1A					
					29	1A					
					30	1A					
DOC NO. 204		PROJECT MODEL :	TE2	APPROVED BY:	Mosy Li	DATE:	2009/11/13	 Quanta Computer Inc. PROJECT : TE2 Change list Size: Document Number: Rev: 2A			
		PART NUMBER:		DRAWING BY:	Mosy Li	REVISION:	1A				