


WR1D BLOCK DIAGRAM



WR1D Schematic Ver :3A

1. Schematic Page Description :

<http://hobi-elektronika.net>

02

- | | |
|------------------------------|---|
| 1. Block Diagram | 23. CRT/TV OUT PORT |
| 2. Schematic Page List | 24. Daughter board CONN |
| 3.Yonah CPU (HOST BUS)-1 | 25. HD_ALC262 |
| 4.Yonah CPU (POWER/NC)-2 | 26. BUZZER & AUDIO/BOARD |
| 5. Calistoga HOST 1/6 | 27. Mini PCI-E/New card |
| 6. Calistoga DDRII 2/6 | 28. USB&TPM&FELICA&FINGER-PRINT |
| 7. Calistoga DMI VIDEO 3/6 | 29. PCU-87541 & BIOS |
| 8. Calistoga Power&Strap 4/6 | 30. INT.KB & FAN & PS2 |
| 9. Calistoga Power 2 5/6 | 31. LAN (BCM5787M) &TouchPAD CONN |
| 10. Calistoga GND 6/6 | 32. LAN(TR&CONNECTOR) & SATA(HDD),PATA(ODD) |
| 11. DDRII SODIMMX2 | 33. HDMI INTEFACE |
| 12. EXT CLK GEN | 34. CPU CORE (MAX8736) |
| 13. ICH7-M HOST (1/4) | 35. GMCH_VTT & RVCC1.5 |
| 14. ICH7-M PCI E (2/4) | 36. VGA POWER |
| 15. ICH7-M GPIO (3/4) | 37. 1.8VSUS & VTT & VCC2.5 |
| 16. ICH7-M POWER (4/4) | 38. 3VPCU & 5VPCU |
| 17. VGA(ATI M54/56P_PCIE) | 39. BATTERY CHARGER |
| 18. VGA(M54_Main) | 40. BATTERY CONNECTOR |
| 19. VGA (M54P MEM A_B) | 41. No Power On S5 |
| 20. VGA (Power) | 42. ES1 to ES2 change list |
| 21. VGA (M56-P_Core_Gnd) | 42. ES2 to PP change list |
| 22. VGA (GDDRIII_A_B Rank0) | 42. PP to IRT change list |


 QUANTA COMPUTER		
PAGE LIST		
Title	Document Number	Rev
Size	WR1D MAIN BOARD	3A
Date: Friday, August 25, 2006	Sheet 2 of 43	

CHIP	
Port 0	BCM5751M LAN





VCC5 16,24,25,26,28,29,30,31,32,33,38
VCC3 10,11,13,14,15,16,18,20,21,24,25,26,27,28,29,30,31,32,33,34,36,38
GMCH_VTT 7,9,13,16

Thermal Control

EC59



Layout note: 0.5" max for GTLREF







QUANTA
COMPUTER

Title: **Yonah CPU (HOST BUS)-1**




Size: **Custom** Document Number: **WR1D Main Board** Rev: **3A**

Date: **Friday, August 25, 2006** Sheet: **3** of **43**



GMCH_VTT GMCH_VTT 7,9,13,16
CPU_CORE CPU_CORE 34
VCC1.5 VCC1.5 7,8,14,16,27,38








10U/6.3V/X5R(CC0805)
5 mOhm*35
---> 10U/4V/X5R(CC0603)
Murata



near PIN B26



GMCH_VTT GMCH_VTT 7,9,13,16



3 H_D#1[63:0]

Use 1% R

Use 1% R

Short Stub < 100mils
extract from same point


U32A		
H_D#0	E1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	K3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	WA4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB8	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63



HOST

H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING
12 CLK_MCH_BCLK	AG2	H_CLKIN
12 CLK_MCH_BCLK#	AG1	H_CLKIN#

H_A#_3	H8	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	F11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	F9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	J14	H_A#14
H_A#_15	J13	H_A#15
H_A#_16	J15	H_A#16
H_A#_17	A11	H_A#17
H_A#_18	C11	H_A#18
H_A#_19	A12	H_A#19
H_A#_20	A13	H_A#20
H_A#_21	E13	H_A#21
H_A#_22	G13	H_A#22
H_A#_23	B12	H_A#23
H_A#_24	B14	H_A#24
H_A#_25	C12	H_A#25
H_A#_26	A14	H_A#26
H_A#_27	C14	H_A#27
H_A#_28	D14	H_A#28
H_A#_29		
H_A#_30		
H_A#_31		

H_ADS#_0	E8	H_ADS#_0
H_ADS#_1	B9	H_ADS#_1
H_ADS#_2	C13	H_ADS#_2
H_ADS#_3	J13	H_ADS#_3
H_BNR#_0	C6	H_BNR#_0
H_BNR#_1	F6	H_BNR#_1
H_BNR#_2	C7	H_BNR#_2
H_BNR#_3	B7	H_BNR#_3
H_CPURST#_0	A7	H_CPURST#_0
H_CPURST#_1	C3	H_CPURST#_1
H_CPURST#_2	J9	H_CPURST#_2
H_CPURST#_3	K13	H_CPURST#_3
H_DRDY#_0	J7	H_DRDY#_0
H_DRDY#_1	W8	H_DRDY#_1
H_DRDY#_2	U3	H_DRDY#_2
H_DRDY#_3	AB10	H_DRDY#_3
H_DSTB#_0	K4	H_DSTB#_0
H_DSTB#_1	T7	H_DSTB#_1
H_DSTB#_2	V5	H_DSTB#_2
H_DSTB#_3	AC4	H_DSTB#_3
H_DSTBP#_0	K3	H_DSTBP#_0
H_DSTBP#_1	T6	H_DSTBP#_1
H_DSTBP#_2	AB5	H_DSTBP#_2
H_DSTBP#_3	AC5	H_DSTBP#_3
H_HIT#_0	D3	H_HIT#_0
H_HIT#_1	D4	H_HIT#_1
H_HIT#_2	B3	H_HIT#_2
H_HIT#_3		
H_REQ#_0	D8	H_REQ#_0
H_REQ#_1	G8	H_REQ#_1
H_REQ#_2	B8	H_REQ#_2
H_REQ#_3	F8	H_REQ#_3
H_REQ#_4	A8	H_REQ#_4
H_RS#_0	B4	H_RS#_0
H_RS#_1	E6	H_RS#_1
H_RS#_2	D6	H_RS#_2
H_RS#_3		
H_SLP#_0	E3	H_SLP#_0
H_SLP#_1	E7	H_SLP#_1
H_SLP#_2		
H_SLP#_3		












VCC1.5	VCC1.5	7,8,14,16,27,38
VCC2.5	VCC2.5	18,20,38
VCC3	VCC3	10,11,13,14,15,16,18,20,21,24,25,26,27,28,29,30,31,32,33,34,36,38




Shall Add more bypass caps for 1.05V

VTT_56, VTT_71 and 72 are attached with 0.1u separated .Checking







Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM





7,8,37,38 1.8VSUS
VCC3

6 M_B_DQ[0..63]
6 M_B_A[0..14]

6 M_A_DQ[0..63]
6 M_A_A[0..14]










ICH7 internal VR enable strap


	INTVRMEN
Enable (default)	1
Disable	0


EXPRESS CARD (NEW CARD)




	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7411	AD25	REQ3# / GNT3#	INT B/C/G
Relteck Lan	AD16	REQ2# / GNT2#	INT C#







NOTE: some of the PCIE testpoints will be available trough via on traces.




TO HDMI






17,38 VCC1.2
19,21,22,33,37,38 VCC1.8
3,7,8,9,12,13,14,15,16,18,21,23,24,25,26,27,28,29,30,31,32,33,34,36,38 VCC3
18 VGA_CORE



EV@: STUFF WHEN USE EXTERNAL VGA
STUFF WHEN USE M56 UNSTUFF WHEN USE M54
M52


EV_56@:
OR





TO LVDS CONN

OPTION STRAPS

Overlap pads to save space and to prevent assembly of both resistors.



Add Text "Populate to Enable Debug" Beside J23 on Silkscreen.




Memory Aperture Size Select
When no ROM is attached, GPIO[9] is set to 0.
GPIO[13:12] is used to select the memory aperture size.
GPIO[13:12] = 00: 128M memory aperture, same as ROM strap 00
GPIO[13:12] = 01: 256M memory aperture, same as ROM strap 01
GPIO[13:12] = 10: 64M memory aperture, same as ROM strap 10
GPIO[13:12] = 11: reserved, same as ROM strap 11

M56-P Strap

STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing 1: full Tx output swing	
TX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	
	GPIO(3:2)	RSVD	
DEBUG_ACCESS	GPIO4	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible	0
	GPIO5	RSVD	
	GPIO6	RSVD	
Force_Compliance	GPIO8	Force chip to get to compliance state quickly for Tester purposes	0
ROMIDCFG(3:0)	GPIO(9:13:11)	If no ROM attached, controls chip IDs. If rom attached identifies ROM type 000x - No ROM, MEM_AP_SIZE=0 001x - No ROM, MEM_AP_SIZE=0 010x - No Rom, MEM_AP_SIZE=10 011x - No ROM, MEM_AP_SIZE=11 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1100 - Serial NV25P018 ROM (ESS), chip IDs from ROM	
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0- slave VIP host port device present. 1- No slave VIP port devices reporting presence during reset	No default
	H2SYNC, V2SYNC, GENERICC	RSVD	
	VSYNC	RSVD	
	HSYNC	RSVD	
	PCIE_TEST	RSVD	


MEMTYP_1	MEMTYP_0	Vendor	Part No	Package organized	Memory Size	
0	0	Samsung	K4J523240C-BC14	512M(16Mx32) GDDR3	256MB(dual channel)	R522, R533
0	1	Samsung	K4J553230G-BC20	256M(8Mx32) GDDR3	128MB(Dual channel)	R522, R534
1	0	Infineon	HYB18H512321AFL20	512M(16Mx32) GDDR3	256MB(dual channel)	R539, R533
1	1	Infineon	HYB18H256321AFL20	256M(8Mx32) GDDR3	128MB(Dual channel)	R539, R534

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP(1:0)	GPIO27,26	Memory Type select 00 Samsung 256MB(dual channel) 01 Samsung 128MB(dual channel) 10 Infineon 256MB(dual channel) 11 Infineon 128MB(dual channel)	00
DC_Snap1	GPIO(10)	Internal TMD5 Enabled 0 - Disabled 1 - Enabled	1
DC_Snap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Not detected	0
DC_Snap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Enabled	1
DC_Snap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	01
PAU/NTSC	LCDDATA(18)	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1



256 Mbit GDDR3 Channels A and B Rank 1


Channel A




S-VIDEO CONNECTOR

<http://hobi-elektronika.net>

23



CRT CONNECTOR




QUANTA COMPUTER

Title: **CRT/TV OUT PORT**

Size B Document Number **WR1D MAIN BOARD** Rev 3A

Date: Friday, August 25, 2006 Sheet 23 of 43



14 AD[0..31] AD[0..31]




ACZ_SDOUT_MDC





ACZ_SYNC_MDC

13 ACZ_SDIN1


ACZ_RST# MDC

R600 22







Multi-SW






BUZZER




<http://hobi-elektronika.net>

MIC-IN

Max. 100mVrms input for Mic-IN



Change resistors dimension from 0603 to 0402 to prevent PCB bending cause solder and components crack issue!




Headphone-OUT










QUANTA
COMPUTER



Title		
BUZZER & AUDIO/BOARD		
Size	Document Number	Rev
Custom	WR1D MAIN BOARD	3A
Date: Friday, August 25, 2006		
Sheet 26 of 43		













- Pin assignments for ExpressCard connector is wrong. Please change 7 pin from RSVD#1 to SMBCLK. Please change 8 pin from SMBCLK to SMBDATA. Please change 9 pin from SMBDATA to 1.5V.
- Please apply 100K pull-up resistor to CPPE#.
- Please apply 100K pull-up resistor to CPUSB#.
- Please apply capacitor (0.1uF and 10uF) to +3.3V_NC1, +3.3VAUX_NC1 and +1.5V_NC1 respectively.












Title	LAN(TR&CONNECTOR) &SATA HDD +ODD
-------	----------------------------------



Size B	Document Number WR1D MAIN BOARD	Rev 3A
-----------	---	-----------

Date: Friday, August 25, 2006 Sheet 32 of 43


PVCC1 67mA
PVCC2 13.5mA
SPVCC 30mA
SVCC 323mA
VCC 133mA



HDMI PORT




Mount R63, keep R64 NC at the beginning
Remove R63, mount R64 after VBIO5 add PRGM# function.




Silicom request need to add this MOSFET to avoid ATMEl latch up

HDMI_SDA & HDMI_SCL capacitance MUST less than 50pF

CPU CORE

$$R_{ILIM}(PK) = 8V \cdot R_{TRC} / (I(PK) \cdot LIMIT \cdot R_{sense})$$




SMDR_VREF SMDR_VREF 7,10,11

SMDR_VTERM SMDR_VTERM 10


VCC1.8 VCC1.8 19,20,21,22,33,38

1.8VSUS 1.8VSUS 10,11,38

VCC2.5 VCC2.5 18,20,38

VIN VIN 24,34,36,38,39,40


1.8VSUS & VTT & VCC2.5




3VPCU & 5VPCU & Discharge

<http://hobi-elektronika.net>

38




39



5VPCU 13,16,28,30,35,37,38


MBAT+ 39

Battery Connector



TEMP_MBAT voltage :		
	System Off	System On
Battery	0V	1.6V
Adapter	3.3V	3.3V
Battery+Adapter	1.6V	1.6V

MBATV voltage :	
Li-ion 4S*P	$16.8V \cdot 40.2 / (200 + 40.2) = 2.812V$ $12.0V \cdot 40.2 / (200 + 40.2) = 2.008V$
Ni-MH 8S1P	$8.0V \cdot 40.2 / (200 + 40.2) = 1.34V$



ES1 TO ES2 CHANGE LIST

<http://hobi-elektronika.net>

42

EC0 PAGE ALL--ALL POSITION RENAME AFTER ES1 for less position code.
EC1 PAGE 27--Add C786,C787 for debug.
EC2 PAGE 30--Change CIR power circuit for reduce leakage issue.
EC3 PAGE 16--Add U56,C789,R660 for correct timing.
EC4 PAGE32---Cahnge C271 , C272 connect from GND to LAN_GND for Broadcom request.
EC5 PAGE31---Add L83,L84,C784,C785 on TPDATA ,TPCLK for EMI request.
EC6 PAGE7,12--Reserve R649~R656 and RP49,RP50 for GMCH GM Version.
EC7 PAGE7---ADD PCIEX16 AC Coupling CAP for can't boot issue.C783~C844 0.1uf.
EC8 PAGE8,9---Modify schematic C273,C277,C338,C403,C848 for Intel platform request.
EC9 PAGE9---Reserve L77~L81 and R143,R258,R657 for GM Version debug.
EC10 PAGE11---SWAP M_CLK_DDR2 and M_CLK_DDR3 AND set SA0_B to low SA1_B to Hi to improve second DIMM can't boot issue.
EC11 PAGE13---Change Y3 pin define from #1,#2 to #1,#4 for correct layout.
EC12 PAGE18---SWAP DDC1BD and PNL_CLK for correct layout.
EC13 PAGE25---Add EAPD function for pop noise.
EC14 PAGE26---Change Q44 to MosFET for HP sense function.
EC15 PAGE27---Reserve R632~R636 for customer request.
EC16 PAGE29---Add ECOLED1# and BATLED1 for customer spec.
EC17 PAGE29---Add ext port for net error to improve net link issue.
EC18 PAGE29---D10 Reverse and mount R585 FOR CORRECT circuit.
EC19 PAGE29---Pull-up E-MAIL# and INTERNET# signal for Auto power on issue.
EC20 PAGE30---Change CIR CONN CON24 from 10pin to 12pin for add BATTERY LED1.
EC21 PAGE32---SWAP LAN Signal P0~3 and M0~3 for correct layout.
EC22 PAGE32---SWAP SATA Signal TXP and TXN for correct layout.
EC23 PAGE33---SWAP TMDS0~2+ and TMDS0~2- for correct layout.
EC24 PAGE33---Change U2,U3 pin define pin3 to GND AND pin5 to VCC for correct layout.
EC25 PAGE33---ADD LP12~LP15 for EMI issue.
EC26 PAGE33---Change net CON7#15 to DDCCLK CON7#16 to DDCDATA for 5V level I2C.
EC27 PAGE27---Change SW2 pin 3 to GND for coreect layout.
EC28 PAGE15---Change The GPIO PIN to GPI pin.
EC29 PAGE28--- U29#2,#3 Change from VCC5 to 5VPCU for USB port Charge function when S3,S4 AC mode.
EC30 PAGE29---Add EC0_LED1# and BAT_LED1 CONTROL PIN.
EC31 PAGE31--Change R267 from 4.7K to 1K for customer request.
EC32 PAGE31---DEL R276 because double pull-high resistor.
EC33 PAGE33---SWAP U4#1,U4#44 for correct layout.
EC34 PAGE34---Change from one phase solution to 2 phase solution for Merom supporting.
EC35 PAGE36; PAGE38---For optimize ATI M56 performance and mechanical required high limit changed.
EC36 PAGE38---Change 9VPCU solution to 15VPCU solution for power saving during S4 & S5.
EC37 PAGE39;40---For power saving suring S4 & S5.
EC38 PAGE29,30---Change CIR circuit for customer request.
EC39 PAGE31---Reserve R661 PAD for debug broadcom request.

ES2 TO PP CHANGE LIST

EC40 PAGE36---Due to ES2 wrong schematic, add PR242 for low side Rdson sense.
EC41 PAGE30---Change RF-LED green Color to match spec.
EC42 PAGE36---Delete PL17, and change PL3 to single large inductor, due to mechanical lift maximum 3mm hight!!
EC43 PAGE30---Delete Q29 DIMM signal for DRD spec.
EC44 PAGE14,27---Change Mini_PCIE circuit to other PCIE bus from SB to avoid same with new card PCIE bus for correct design.
EC45 PAGE13---Add CON28 for CMOS BATTERY leakage and deformed issue ,beacause thermal issue.
EC46 PAGE27,30---Add U57 R664,R665 for LED off ,when wireless lan doesn't install , The LED can't be controlled by EC It is always off.
EC47 PAGE13---Delete the internal link for CMOS BATTERY deform issue.

Title			
<Title>			
Size	Document Number		Rev
B	<Doc>		3A
Date:	Friday, August 25, 2006	Sheet	42 of 43

PP TO IRT CHANGE LIST

<http://hobi-elektronika.net>

EC48 PAGE13---Delete G1 short PAD Because non-using.Change RTCRST# net for SW can't clear CMOS issue.
EC49 PAGE29---Delete FW PROGRAM SW SET.Original for debug using.
EC50 PAGE27---ADD R664,R665 for when the mini pcie haven't device install on it the led will be disable.
EC51 PAGE26---Change BUZZER power to S0 power to improve leakage issue.
EC52 PAGE29---ADD CIR_SET NET TO EC FOR SOFTWARE DETECT DIP SW ON OR OFF.
EC53 PAGE14---Swap MINI CARD PCI-E and EXPRESS CARD (NEW CARD) signal junction to ICH7 for Software request.
EC54 PAGE15---Change SWI# and MXM_THERM# Power rail to RVCC3 for improve leakage when S5.
EC55 PAGE30---Add Q12,Q46 for E-Mail and Internet EC detect signal ,when S4,S5 can power on.
EC56 PAGE30---modify CIR power circuit support battery mode power on.
EC57 PAGE36---reserve PR174 and PQ68 pad for powerplay control.
EC58 PAGE13---Change RTCRST# net to VCCRTC for CMOS clear function "date and time".
EC59 PAGE3---Change THRMTRIP# net for low temperature can't boot issue.
EC60 PAGE31---Add C790,C791 for 3V singnal drop issue when initial boot.
EC61 PAGE37---Reserve PC136,PC177,PC178,PC181 and C796 for keep VCC 1.8 at right level when run 3D mark.

Title			
<Title>			
Size B	Document Number WR1D		Rev 3A
Date:	Friday, August 25, 2006		Sheet 43 of 43