


# ZRA SYSTEM DIAGRAM



**PCB STACK UP**

LAYER 1 : TOP  
 LAYER 2 : GND  
 LAYER 3 : IN1  
 LAYER 4 : IN2  
 LAYER 5 : VCC  
 LAYER 6 : IN3  
 LAYER 7 : GND  
 LAYER 8 : BOT

- AMD CPU CORE (ISL6265) PAGE 39
- NB\_CORE (UP6111AQDD) PAGE 41
- +VGPU\_CORE (MAX8792ETD) PAGE 43
- 1.1V (UP6111AQDD) PAGE 40
- 1.8V/GPU\_Power/+2.5V PAGE 44
- DDR 1.5V(RT8207) PAGE 42
- SYSTEM 5V/3V (RT8206) PAGE 38
- 1V/CPU\_VDDR/Discharge PAGE 45
- Charger (ISL88731) PAGE 37





**Quanta Computer Inc.**  
 PROJECT : ZRA

**Block Diagram**






Size	Document Number	Rev
		1A
Date:	Monday, March 29, 2010	Sheet 1 of 48











VDDR=> 0.9v support 1066 / 800 DDR  
 VDDR=> 1.05v support 1333 / 1066 / 800 DDR  
**VDDR=>1.75A**

# Processor Memory Interface








# PROCESSOR POWER AND GROUND





- 3,4,6,7,15,29,38,41,43,44 +1.5VSUS
- 38 CPU\_VDDNB\_CORE
- 12,13,15,16,26,27,29,32,35,37 +V CORE
- 3 +V\_S5
- 3 +V






**Place these Caps near So-Dimm0.**












signals	RS880	RX880
HT_TXCALP	Ra 301 ohm 1%	Ra 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	Rb 301 ohm 1%	Rb 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)  
 P/N : CS21212FB18

This block is for UMA only , Discrete can remove all component














**RS880 Display Port Support (muxed on GFX)**


DP0	GFX_Tx0, Tx1, Tx2 and Tx3 AUX0 and HPD0
DP1	GFX_Tx4, Tx5, Tx6 and Tx7 AUX1 and HPD1



**B-TEST 0128**



U28F




RX881/RS880 POWER DIFFERENCE TABLE

PIN NAME	RX881	RS880	PIN NAME	RX881	RS880
VDDHT	+1.1V	+1.1V	IOPLLVD	+1.1V	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	GND	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDI	GND	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	GND	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	GND	+1.1V
VDD18_MEM	GND	+1.8V	PLLVD18	GND	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	GND	+1.8V/1.5V	VDDLTP18	GND	+1.8V
VDDG33	+3.3V	+3.3V	VDDL18	GND	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL33	NC	NC

+1.1V 2A for RS880M  
 +1.1V 1.3A for RX881

+1.1V 2A for RS880M  
 +1.2V 0.4A for Rx881

+1.8V 1A for RS780M+SB700  
 +1.8V 1A for RX881




**Quanta Computer Inc.**  
**PROJECT : ZRA**

Size	Document Number	Rev
	<b>RS880M-POWER 4/4</b>	1A
Date:	Monday, March 29, 2010	Sheet 11 of 48

MINI-PCIE Card reader  
NB & BC










PLACE THESE  
PCIE AC  
COUPLING CAPS  
CLOSE TO SB820



**Board ID**





	BOARD_ID4 GPIO14	BOARD_ID3 GPIO13	BOARD_ID2 GPIO12	BOARD_ID1 GPIO11	BOARD_ID0 GPIO10
0	N/A	BAP50	WO/Sideport	UMA	14"
1	N/A	BXP50	W/Sideport	Discrete	15.6"

*不分BAP/BXP*



USBCLK/41M\_25M\_48M\_OSC pin is CLK input pin when EXT\_CLKGEN mode. It is output CLK source when INT\_CLKGEN mode.


change R301 footprint from 0402 to 0603 P/W from CS9002B38 to CX087600102






SATA PORT 0,1,2,3  
can support AHCI  
mode

SATA HDD







SATA ODD





+1.1V\_AVDD\_SATA



PLACE SATA\_CAL RES VERY CLOSE TO BALL OF SB820




IF THERE IS NO IDE, TEST POINTS FOR DEBUG BUS IS MANDATORY






PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.




If the VDDIO\_AZ\_S power rail is configured for 1.5V\_S5 then AZ\_SDIN[3:0] can not be connected to 3.3-V devices.

B-TEST 0202



# REQUIRED STRAPS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.




	AZ_SDOU	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
<b>PULL HIGH</b>	LOW POWER MODE	ALLOW PCIE Gen2	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	INT. CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM	
<b>PULL LOW</b>	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1 DEFAULT	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	EXT. CLKGEN ENABLE	L,H=LPC ROM L, L=FHW ROM	DEFAULT



internal have pull Hi 10K

# DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	DISABLE I2C ROM DEFAULT	DISABLE PCI MEM BOOT DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	ENABLE I2C ROM use REQ3# as SDA use GNT3# as SCL	ENABLE PCI MEM BOOT





AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353  
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5







**Quanta Computer Inc.**  
PROJECT : ZRA


Size	Document Number	Rev
	<b>SB820-STRAPS,PWRGD</b>	1A
Date:	Monday, March 29, 2010	Sheet 16 of 48

**Park XT**  
**P/N: AJ077400T08**




SIGNALS	NORMAL MODE	JTAG MODE (DEBUG)
GPIO24_TRSTB	"0" (PD)	"1" (PU)
GPIO27_TMS	"1" (PU)	"1" (PU)
GPIO26_TCK	CLK	"1" (PU)
TESTEN	"1" (PU)	"1" (PU)







124C



**MEMORY INTERFACE A**




QSA#[7..0]



124D




**MEMORY INTERFACE B**



QSB#[7..0]

QSC#[7..0]





	For PARK	For Madison
MEM_CALRN0/P0	stuff	stuff
MEM_CALRN1/P1	stuff	stuff
MEM_CALRN2/P2	stuff	stuff

**DDR3/GDDR Memory Stuff Option**

	GDDR5	GDDR3	DDR3(Default)
+1.5V_VGA	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R




For SSTL-1.8/SSTL-2/DDR1/GDDR1: 0.5 \* VDDR1.  
For DDR3/GDDR3/GDDR4/GDDR5: 0.7 \* VDDR1.



+1.5V\_GPU → +1.5V\_GPU 20,23,24,43

Designator	For M97-M2	For Mannhatton
Rc	10K	10K
Rd	0R/Short	51R
Re	DNI	DNI
Ca	2.2nF	68pF

- +1.5V\_GPU 19,23,24,43
- +1.5V\_GPU 18,21,22,43
- +1V 17,19,21,44
- +VGPU\_CORE 42
- +VGPU\_CORE 42
- +3V 3,5,6,7,10,11,12,13,14,15,16,18,25,26,27,29,30,32,33,34,35,37,38,39,40,41,42,43,44





GND#61 / PX\_EN  
PowerXpress control signal for Madison and Park only  
If not used, can be disconnected.  
PX\_EN = LOW, turn on  
PX\_EN = HIGH, turn off  
PX\_EN is used to turn ON/OFF some regulators for PowerXpress mode. An output high '3.3V' will turn the regulators OFF. An output low '0V' will turn the regulators ON. PX\_EN outputs low (0V) by default.  
If this signal is unused, it can be NC (not connected) or connected to ground.






BIF\_VDDC should be connected to VDDC if BACO feature not used.  
For BACO, refer to the databook.  
(Separate Core power for PCIe bus macros  
Connector to VDDCin non-over-Xpress designs Z88

PIN different between Broadway and Madison			
Pin	Broadway	Madison	
VDDC#32 / BIF_VDDC (N27)	VDDC	BIF_VDDC	
VDDC#42 / BIF_VDDC (T27)	VDDC	BIF_VDDC	
GND#61 / PX_EN (AL21)	GND	PX_EN	
(AL31)	TS_A	NC_TS_A	


R71 'SW@4.7K\_4  
B-TEST 0223  
Pin AL21 to Ground for Broadway







**PIN STRAPS**



Memory Aperture size	
GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB


Function Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

**CONFIGURATION STRAPS**

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRs_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
BIOS_ROM_EN	GPIO_22_ROMCSB		0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX_M25P10A:101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIe DEVICE AS 2.5GT/S CAPABLE 1 = PCIe DEVICE AS 5GT/S CAPABLE	0	(Recommended setting as 5.0 GT/s capability will be controlled by software.)
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable 1 = VGA controller capacity disable (The device will not be recognized as the system's VGA controller.)	0	
VIP_DEVICE_STRAP_DIS	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET. 1 = DRIVER would use the value sample on VHAD_0 during RESET.	0	


**SERIAL ROM** Default don't put



**Thermal Sensor**


Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



**DDR3 Memory Aperture size**

DDR3 Memory Aperture size						
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512Mb			
			1Gb	1	0	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512Mb			
			1Gb	0	0	0
AMD	K4W2G1646B-HC12	AKD5MGGT500	512Mb			
			1Gb	0	1	0
	23EY2387MA12-SZ	AKD5LGGT700	1Gb	0	1	0






RAM\_STRAP2 SET DDR3 Vendor  
RAM\_STRAP[1:0] SET SIZE.

# Park, M29M Use Channel B Memory Interface Only

## CHANNEL A: 512MB DDR3 (64M\*16\*4pcs)

19 VMA\_DQ[63..0] VMA\_DQ[63..0]  
19 VMA\_DM[7..0] VMA\_DM[7..0]  
19 VMA\_RDSQ[7..0] VMA\_RDSQ[7..0]  
19 VMA\_WDSQ[7..0] VMA\_WDSQ[7..0]

QSA[7..0]  
QSA#[7..0]








TOP Left

BOT Left


BOT Right

TOP Right



Quanta Computer Inc.  
PROJECT : ZRA  
VRAM\_A: DDR3-64M\*16\*4PCS  
Date: Monday, March 29, 2010 Sheet 23 of 48

# CHANNEL B: 512MB DDR3 (64M\*16\*4pcs)







BOT Down

TOP Down


TOP Up

BOT Up







# Giga-LAN BCM57760(LAN)




## Flash (1M) for ASF2.0




# LAN SWITCH



# TRANSFORMER



# RJ45(LAN)



SEL	Function
LOW	Dock side
HIGH	M/B side

**Quanta Computer Inc.**  
PROJECT : ZRA



Size Document Number  
**LAN (BCM57760)**

Date: Monday, March 29, 2010 Sheet 28 of 48




# MINI-CARD WLAN(MPC)


H=7mm




# TPM



	Resigier Base Address
BADD=0	2E / 2F
BADD=1 (default)	4E / 4F







**Quanta Computer Inc.**  
 PROJECT : ZRA

Size	Document Number	Rev
	<b>MINI CARD(WALN)/TPM1.2</b>	1A
Date:	Monday, March 29, 2010	Sheet 27 of 48


# SATA HDD(HDD)




# SATA ODD (ODD)



# ODD POWER(ODD)






 <b>Quanta Computer Inc.</b> PROJECT : ZRA		Rev
		1A
Size	Document Number	
<b>SATA-HDD/ODD</b>		
Date:	Monday, March 29, 2010	Sheet 28 of 48




# CARD READER (AU6437)


**B-TEST 0223**  
**CLK source change from exterior to SB**




CTRL0, CTRL1 trace length shorter, and surround with GND.



crystal trace width needs at least 10 mils.



**B-TEST 0223**  
**CLK source change from exterior to SB**





**C-TEST 0322**  
 change R561, R269 footprint from 0402 to 0603 and P/N from C3000027B38 to CX08T121000 FOR BMT

SD write protect  
 1:decided by SDWP[Default]  
 0:letting SD always write-able

# 4 IN 1 CARD READER (MMC)

**B-TEST 0128**




Close to CN14 pin 14 & pin23  
 4.7u CAP close to pin23

**Quanta Computer Inc.**  
**PROJECT : ZRA**


**CardReader AU6437**

Size	Document Number	Rev
		1A
Date:	Monday, March 29, 2010	Sheet 30 of 48


# USB PORT(USB)




# USB BOARD CONN(USB)




# Touch Pad



# Finger Print







**Quanta Computer Inc.**  
PROJECT : ZRA

Size	Document Number	Rev
	<b>USB/USB DB/TP/FP</b>	1A
Date:	Monday, March 29, 2010	Sheet 31 of 48

# POWER DB CONN(UIF)




# BLUETOOTH CONN(BTM)




**C-TEST 0322**  
change R264 R263 footprint from RC402 to short\_4

# LED(UIF)


## Power LED




## Battery LED




## BXP Power LED




## BXP Power SW




## SATA LED



## CAPS LED



## ESD(EMC)




**Quanta Computer Inc.**  
PROJECT : ZRA


Size	Document Number	Rev
	<b>PWR DB/BT/LED</b>	1A
Date:	Monday, March 29, 2010	Sheet 32 of 48




# K/B(KBC)




# CPU FAN(THM)



# EMI CAP




# HOLE(OTH)




**Quanta Computer Inc.**  
PROJECT : ZRA

Size	Document Number	Rev
	<b>KB/FAN/EMI CAP/HOLE</b>	1A
Date:	Monday, March 29, 2010	Sheet 33 of 48


# EC(KBC)




# I/O ADDRESS SETTING(KBC)




# SM BUS PU(KBC)




# SPI FLASH(KBC)




# HWP(KBC)




# Palm Rest Thermal Sensor(THM)



# POWER-ON Switch(KBC)



# INTERNAL KEYBOARD STRIP SET(KBC)









# SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	MMB3 and EEPROM
SM Bus 4	HDMI Controller, MMB1, MMB2 and VGA Thermal

# DOCKING




change L78 L79 L80 footprint from RC0603 to RC0402




**Quanta Computer Inc.**  
**PROJECT : ZRA**

Size: Document Number  
**Docking**  
 Date: Monday, March 29, 2010 Sheet 35 of 48 Rev 1A



<b>PROJECT : ZRA</b>			
Size	Document Number	Rev 1A	
<b>Charger (ISL88731A)</b>			
Date:	Monday, March 29, 2010	Sheet	36 of 48



OCP: 10A  
6.41A  
+5VPCU

OCP:10A  
 $I(\text{ripple current}) = (19-5) * 5 / (2.2\mu * 0.4M * 19) \sim 4.18A$   
 $I_{ocp} = 10 - (4.18 / 2) = 7.91A$   
 $V_{th} = 7.91A * 14.2m\Omega = 112.322mV$   
 $R(I_{lim}) = (112.322mV * 10) / 5\mu A \sim 220K$

AO4932  $R_{ds} = 15.8 \sim 19.6m\Omega$   
 +3VPCU OCP: 5.5A 500K  
 $I(\text{ripple current}) = (19-3.3) * 3.3 / (3.3\mu * 500k * 19) \sim 1.653A$   
 $I_{ocp} = 5.5 - (1.653 / 2) \sim 4.673A$   
 $V_{th} = 4.673A * 19.6m\Omega = 91.6mV$   
 $R(I_{lim}) = (91.6mV * 10) / 5\mu A \sim 183K$

0.91A

2.03A

3A

3.41A

**Quanta Computer Inc.**  
 PROJECT : ZRA

Size	Document Number	Rev
	<b>SYSTEM 5V/3V (RT8206)</b>	1A
Date:	Monday, March 29, 2010	Sheet 37 of 48

OFS/VFIXEN	Offset & Droop	SVID	VFIX
GND	O	O	X
+3.3V	X	X	O
+5V	X	O	X

**Metal VID Codes**

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8


**VFIXEN VID Codes**

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8


3A

B-TEST 0120

B-TEST 0120









$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

AO4710  $R_{ds(on)} = 11.7 \sim 14.2m\Omega$   
 $L(\text{ripple current}) = (19 - 1.1) * 1.1 / (1\mu * 272k * 19) \sim 3.81A$   
 $14.2m * 10 = RILIM * 20\mu A$   
 $RILIM = 7.1k \text{ --- } 7.15k$




**Quanta Computer Inc.**  
**PROJECT : ZRA**

Size	Document Number <b>VCCP 1.1V(UP6111A)</b>	Rev 1A
Date:	Monday, March 29, 2010	Sheet 39 of 48




$TON = 3.85p * RTON * Vout / (Vin - 0.5)$   
 $Frequency = Vout / (Vin * TON)$



AO4710  $R_{dson} = 11.7 \sim 14.2 m\Omega$   
 $L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1\mu * 272k * 19) \sim 3.646A$   
 $14.2m * 10 = RILIM * 20\mu A$   
 $RILIM = 7.1K \sim 7.15K$

$VOUT = (1 + R1/R2) * 0.75$




HI --- 0.95V  
 LOW --- 1.1V

$TON = 3.85p * 1M * 1 / (Vin - 0.5)$   
 $Frequency = 1 / (0.0036767) = 272K$


**Quanta Computer Inc.**  
**PROJECT : ZRA**

Size	Document Number	Rev
	<b>NB_CORE(UP6111A)</b>	1A
Date:	Monday, March 29, 2010	Sheet 40 of 48




$V_{out} = (PR150/PR149) \times 0.75 + 0.75$

AO1718  $R_{dson}=3.8\sim 4.3m\Omega$   
 $L$ (ripple current)  
 $= (9-1.5) \times 1.5 / (2.2\mu \times 400k \times 9)$   
 $\sim 5.58A$   
 $V_{trip} = (19-2.79) \times 4.3m\Omega = 0.0525V$   
 $R_{ILIM} = V_{trip} / 10\mu = 5.25K$



	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



Frequency(PR220=200K) 300K


AMD Madison VID Table

GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.05V
1	0	1.0V
0	1	0.95V
1	1	0.9V

AMD Park VID Table


GPU_VID1 (GPIO15)	GPU_VID2 (GPIO20)	+VGPU_CORE
0	0	1.12V
1	0	1.05V
0	1	0.95V
1	1	0.9V

R1 change to 39.2K/F\_4 (CS33922FB15)  
 R3 change to 332K/F\_4 (CS43322FB15)  
 R4 change to 130K/F\_4 (CS41302FB00)




**Quanta Computer Inc.**  
 PROJECT : ZRA



Size	Document Number	Rev
	<b>GPU CORE(MAX8792)</b>	1A
Date:	Monday, March 29, 2010	Sheet 42 of 48







$$V_0 = 0.8 * (R_1 + R_2) / R_2$$





$$V_{out} = 0.8(1 + R_1/R_2) = 2.5V$$






For EC control thermal protection (output 3.3V)



 <b>Quanta Computer Inc.</b>		
<b>PROJECT : ZRA</b>		
Size	Document Number	Rev
	<b>1V/CPU_VDDR/Discharge</b>	1A
Date:	Monday, March 29, 2010	Sheet 44 of 48



ZRA Power tree



POWER	Distribution
+5VPCU	RTC
+5V_S5	USB connector (MB/DB/docking)
+5V	CRT, LVDS switch, HDD, ODD, Audio codec, USB, Fan, DVI
+3VPCU	RTC, Lid switch, Battery LED, Keyboard, SPI flash, EC
+3V_S5	SB880, Lan, TPM, Bluetooth, Power LED, MDC
+3V	Clock gen, RS820, SB880, LVDS, WLAN, TPM, Audio codec, Card reader, LED, EC, Camera
+3V_D	GPU
+2.5V	CPU
+1.8V	RAM, RS820
+1.8V_GPU	GPU
+0.75V_DDR_VTT	RAM
+SMDDR_VREF	RAM
+1.5VSUS	CPU, RAM
+1.5V_GPU	GPU, VRAM
+1.5V	WLAN
CPU_VDDR	CPU
+1V	GPU
+1.1V_S5	SB820
+1.1V	Clock gen, CPU, RS880
NB_CORE	RS880
+VGPU_CORE	GPU
CPU_VDDNB_CORE	CPU
+VCORE	CPU

Model	REV	DATE	CHANGE LIST	NOTE
ZRA	A1A	11/24	<ul style="list-style-type: none"> <li>1.Change Hole31__P29(unguard hole)</li> <li>2.Change CN9009__P32(ME modify T/B connector from 6pin to12 pin)</li> <li>3.Del R7528 · R7529__P28(for all acer project in 2010=&gt;short the WLAN_LED and WWAN_LED)</li> </ul>	ECN Release
		11/25	<ul style="list-style-type: none"> <li>1.Add power tree__P46</li> <li>2.Change CN7019 footprint__P29(NEW=&gt;sata-c166h2-12204-l-22p-r)</li> <li>3.Change PC9064 · PR9021 · PR9025 P/N__P37(PC9064=&gt;CH5104K1900 · PR9021=&gt;CS41502JB10 · PR9025=&gt;CS33902JB01)</li> <li>4.Stuff R7118 · R7115__P11 (for NB REV:11 use)</li> <li>5.Exchange R7105 · C7228__P20(reference AMD design)</li> <li>6.Del U7033A PINAA4 fuction__P13(reference AMD design)</li> <li>7.Rename U7033A PINAJ6 net name__P13(reference AMD design, change from PG_GPIUO_ENA to dGPU_PWROK)</li> </ul>	
		11/26	<ul style="list-style-type: none"> <li>1.Change R7029__P20(AMD suggest change from 1k to 10k)</li> <li>2.no stuff R7060__P19</li> <li>3.Change R7061 · R7070 · R7032__P18(AMD suggest change from 1k to 10k)</li> <li>4.Change R7108 · R9038__P18(AMD suggest change from 1k to 0R)</li> <li>5.no stuff R7029__P20</li> <li>6.Change GPU_VID1 net__P19(change from U7022B PIN AK14 to AM13)</li> <li>7.Change GPU_VID2 net__P19(change from U7022B PIN AM13 to AL13)</li> <li>8.Modify Board ID schematic__P13 · P15(follow ZR8_B)</li> <li>9.Add LED4 · R9252 · RV5__P33(SATA LED movie from DB to MB)</li> </ul>	
		11/27	<ul style="list-style-type: none"> <li>1.Change R9629 footprint__P28(from 0603 to 0402)</li> <li>2.Change CN7022 H__P28(from H=5.6 to H=7)</li> <li>3.Change PJ2 battery footprint__P37(new =&gt; bat-bhp-08afeb-8p-l-v)</li> <li>4.Change PR3013 · PR3017 · PR3010 value__P43</li> </ul>	
		12/01	<ul style="list-style-type: none"> <li>1.Change L7031 · L7060 · L7026 · L7035 · L7032 · L7061 · L7021 · L7033 value__P28(change to PBY160808T-221Y-N)</li> <li>2.Modify Power tree</li> </ul>	
		12/03	<ul style="list-style-type: none"> <li>1.Change L9000 footprint__P27(from 0806 to 0805)</li> <li>2.Change CN9007 P/N__P30(from DFHD12MS788 to DFHD12MS621)</li> </ul>	
		12/08	<ul style="list-style-type: none"> <li>1.Change C7343 value_P6(from 1000P to 2200P)</li> <li>2.Change C9098 · C9119 · C9120 · C9121 · C9122 · C9123 value_P34(from 0.1u/10V to 0.1u/25V)</li> <li>3.Change R7437 value_P11(from 140 ohm to 133ohm ==&gt; AMD suggest use docking need matching 133 ohm )</li> </ul>	
		12/09	<ul style="list-style-type: none"> <li>1.Change C7063 value_P21(from SPE@ to SW@)</li> <li>2.Change C7404 value_P23(from SPE@ to SP@)</li> <li>2.Add R9253_P33</li> </ul>	
		12/11	<ul style="list-style-type: none"> <li>1.rename</li> <li>2.Change PC24 P/N_P37(from CH5104K1900 to CH5104K9906)</li> <li>3.Change PC55 · PC56 · PC57 · PC58 · PC139 · PC140 P/N_P6/P39(from CH733RM8802 to CH733RY8802)</li> <li>4.Change PL11 P/N_P39(from DC+18V0MZ04 to CV+18V0MZ04 )</li> <li>5.Change LED2 footprint_P33(change to led1st-s326kgjst-3p-nb4)</li> </ul>	
		12/15	<ul style="list-style-type: none"> <li>1.Change CN6 P/N_P32(from DFFC04FR014 to DFFC04FR018)</li> <li>2.DEL R384 · LED6 · RV7_P33(DEL BLUETOOTH LED function)</li> <li>3.Add T100_P33</li> </ul>	
		12/16	<ul style="list-style-type: none"> <li>1.Add Hole NUT P/N_P32</li> <li>2.DEL CN20 PIN73/PIN74_P36(change from GND to NA)</li> </ul>	
		12/28	<ul style="list-style-type: none"> <li>1.Modify power sequence_P2</li> <li>2.Modify power tree_P46</li> </ul>	
		01/20	<ul style="list-style-type: none"> <li>1.Del JP15 · JP16 · JP20 · JP21__P37</li> <li>2.Del JP14 · JP13 · JP12 · RP201 · RP213 · RP209 · RP210__P38</li> <li>3.no stuff PC141__P38</li> <li>4.Change PL12 P/N to CV-2280MZ05 · footprint to CHOKE-PCMC063T-3R3MN-smt__P38</li> <li>5.Change PC154 and PC138 P/N to CC71004MZ01 and Value from 27uF to 100uF__P38</li> <li>6.Del JP19 · JP17 · JP18__P39</li> <li>7.Del JP7 · JP8 · JP10__P40</li> <li>8.Del JP6 · JP9 · JP11__P41</li> <li>9.no stuff PR165__P41</li> <li>10.stuff PR70__P41</li> <li>11.Del JP3 · JP4 · JP5__P42</li> <li>12.Del JP2 · JP1__P43</li> </ul>	

B1A

Model	REV	DATE	CHANGE LIST	NOTE
ZRA	B1A	01/28	1.Change Q9 P/N to BAM700200F6__P20 2.Change PC17 footprint to 0603 __P36 3.Change PC11 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06 __P36 4.Change PC169 , PC173 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06 __P37 5.Change PC158 , PC62 , PC142 , PC143 , PC135 , PC136 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06 __P38 6.Change PC185 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06 __P39 7.no stuff PC67 __P39 8.Change PC120 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06 __P40 9.no stuff PC129 __P40 10.Change PC114 Value from 10uF to 4.7uF , footprint form 1206 to 0805 , P/N from CH61004M291 to CH5474KEA06 __P41 11.no stuff PC21 __P43 12.no stuff PC25 __P44 13.Change PQ5 P/N from BA144EUAZ04 to BA001430Z31 __P43 14.Change PC133 Value from 560uF to 330uF , footprint form ECAP6_3X6_1-7_2 to CC7343 , P/N from CC7560JMZ15 to CH733RY8802 __P40 15.Change PC106 Value from 560uF to 330uF , footprint form ECAP6_3X6_1-7_2 to CC7343 , P/N from CC7560JMZ15 to CH733RY8802 __P42 16.no stuff R148 , R144 __P10 17.Del Clock Generator __P3 18.Del R166 , R163 , R162 , R165 , RP21 __P10 19.Del RP26 , RP14 , RP13 , RP27 , RP33 , RP30 , RP29 __P12 20.Del R274 , R297 __P13 21.Change R289 from 100K to 10K __P13 22.Change C687 , C686 from 18P to 27P __P18 23.no stuff R428 , R429 __P22 24.Modify DDR3 Memory Aperture size table __P22 25.Add F1 __P25 26.Change L32 , L38 , L40 from BLM18BA470SN1 to BLM18BA220SN1D __P25 27.Change R80 from 1.24K to 1.21K __P26 28.Change U14 footprint to soic8-8-1_27-at45db011d __P26 29.Change R60 from 100K to 10K __P26 30.Del R2 __P26 31.Del R593 __P27 32.Modify CN16 schematic __P30 33.Change D10 P/N to BCRB500VZ29 __P34 34.Change CN20 footprint to DOCK-SP07-10207-19-64P-H-SMT __P35	ECN Release
		01/29	1.Change C797 , C798 from 22P to 27P __P12 2.Change CN13 footprint to rj45-130452-g-12p-v , P/N to DFTJ12FR154 __P26 3.Change C843 , C846 from 12P to 18P __P27 4.Change U35 PIN21 netname to LPC_CLK0 __P27	
		02/01	1.Add R162 __P12 2.Del R90 __P17 3.no stuff R76 , R83 , R91 , R45 __P17 4.Add C494 , U34 __P25 5.Add CN27 __P29 6.Del L43 , L45 , L81 , L82 , L66 , L67 __P29 7.stuff R225 , Q17 (Del IV) __P35 8.Add CN28 , L91 , L92 , L93 , L83 , L84 , L88 , C785 , C786 __P35 9.Modify CN20 netname __P35 10.stuff R43 __P17	
		02/02	1.Add R384 __P15 2.Add R554 __P29	
		02/05	1.Add Q43 , Q42 , Q44 __P5 2.Add F2 , F3 __P35	
		02/08	1.Modify R256 schematic to U17 PIN2 __P30	
		02/10	1.change L77 P/N to CX163210007 , foot print to CHOKE-WCM3216-4P __P35 2.Add C495 , C498 __P31 3.no stuff C441 , C446 , C476 , C475 , C478 , C477 __P35 4.change CN28 PIN13 , PIN14 from GND to NC __P35 5.change CN27 PIN13 , PIN14 from GND to NC __P29 6.Change L32 , L38 , L40 P/N from BLM18BA220SN1D to BLM18BA470SN1 __P25 7.Change C377 , C363 , C351 , C349 , C365 , C376 value from 10p to 6.8p , P/N to CH-6806TB01 __P25 8.add C796 , C502 , C506 , C522 , C792 , C794 __P35 9.change L78 , L79 , L80 P/N to CX8BA470003 __P35	

Model	REV	DATE	CHANGE LIST	NOTE
ZRA	B1A	02/10	10.Add C812、C816、C817、C824、C825、C830__P29 11.Add C834__P29 12.Add C831、C837、C836、C838、C862、C863、C864、C865、C869、C870、C871__P33 13.Add C866、C867__P31 14.Change R292,R364,R367,R286,R293,R287,C610,C537 footprint to short pad__P29 15.Add C868__P33	ECN Release
		02/11	1.Add C872__P31 2.Add R90__P32	
		02/21	1.Change netname LPC_CLK1 to LPC_CLK0__P34 2.no stuff R540、R536、C782、C474、U31__P3 3.no stuff RP20__P27	
		02/23	1.Change R308、R311 from 5.1R to 39R__P29 2.Change R71 from 0 ohm to 4.7k ohm and not stuff R71__P20 3.Change L78、L79、L80 from BEAD 47R TO 0R__P35 4.Change L91、L88、L92、L93、L84、L83 from BEAD 120R TO 0R__P35 5.No stuff R262、R257、Y3、C496、C497, and stuff R261、R256__P30 6.stuff R292、R364、R367、R286、R293、R287、C610、C537 to 0R__P29 7.ADD PC190 10pF__P41 8.No stuff PC125__P41 9.change PR226 from 143K => 182k, 放宽OCP的點__P37 10.change PR60 from 5.23K => 6.1k, 放宽OCP的點__P41 11.change R339、R340 to L66、L67, and change value from 0R to BEAD__P29	
		02/25	1.No stuff PR178__P41 2.change R130 from 2.2K => 300R, Accord with LDT riss time SPEC__P10 3.change U15 P/N from AL003257K28 to ALBT3257K18__P25	
		02/26	1.NO stuff R331 (不分BAP/BXP)__P12	
		03/22	1.change R175 0ohm to bead(CX8PG221003) and C339 from 0.1uF to 2.2uF(CH52201K991), for monitor noise issue.__P10	