




PCB STACK UP
LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

WWW.ROSEFIX.COM BL6 Block Diagram







CLK CRYSTAL




CLK CPU_SEL




CLK I2C




CLK POWERGOOD
Change to +3VPCU
(follow CRB)






AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)





P298927-3641-41F

DDR SYSTEM MEMORY A




(13) M_B_DQ[63:0]





P298927-3641-41F

DDR SYSTEM MEMORY B





Quanta Computer Inc.
PROJECT : BL6








IBEX PEAK-M (LVDS,DDI)




Port	Strap	How to enable Port?	How to disable Port?
LVDS	L_DDC_DATA	PU to 3.3V with 2.2k+/- 5%	NC
Port B	SDVO_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port C	DDPC_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
Port D	DDPD_CTRLDATA	PU to 3.3V with 2.2k+/- 5%	NC
eDP	CFG[4]	PD to GND directly	NC


RTC BATTERY




For AUDIO



RESET JUMP





4M byte SPI ROM



PCH	2MB	4MB	8MB
PM55			
HM55			
HM57/PM57			
QM57/QS57			

U24B






SPKR


(7,27)PCBEEP








R592

BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7
UMA SKU VGA SKU	H	L					
W/ MDC W/O MDC			H	L			
W/ HDMI W/O HDMI					H	L	
W/O 3G W/ 3G							
15" 14"					H	L	
W/O BT W/ BT						H	L
2 Core 4 Core							H


















 Quanta Computer Inc. PROJECT : BL6	
Size	Document Number
DDR3 DIMM-1	
Date: Thursday, April 08, 2010	Sheet 13 of 45









B2A
Ball H23, T8
M92, M96-M2 -> R5VD. Can
not support 128M*16
VMEM

for Park/Madison 128x16 support
[16M x 16 x 8] = 2048MBits






DDR3/GDDR3 Memory Stuff Option			
Madison/Park	GDDR3	DDR3	
MVDDQ	1.8V/1.5	1.5V	
Ra	40.2R	40.2R	
Rb	100R	100R	


M96/M92	GDDR3	DDR3
MVDDQ	1.8V/1.5	1.5V
Ra	40.2R	100R
Rb	100R	100R

C3A


Ball Name	Madison	Park	M96	M92
MVREFDA	V	V	V	V
MVREFSA	V	V	V	V
MVREFDB	V	V	V	V
MVREFSB	V	V	V	V
MEM_CALRN0	V	V	V	V
MEM_CALRN1	V	V	V	V
MEM_CALRN2	V	V	V	V
MEM_CALRP0	V	V	V	V
MEM_CALRP1	V	V	V	V
MEM_CALRP2	V	V	V	V




TESTEN	Description
0	Internal Debug use only
1	JTAG signals enable




TOP Right





MEM_A1 CLK












BOT Down TOP Down TOP Up BOT Up




For Madison Park VDDCI and VDDC can share one common regulator





PIN STRAPS

WWW.ROSEFIX.COM



Add by ATI suggest

Remove by ATI suggest

Change by ATI suggest

Memory Aperture size

RAM_CFG[2:0] Size

000	128MB
001	256MB
010	64MB
011	32MB

ROM Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM (Only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	


DDR3 Memory TYPE

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	RAM_STRAP4	
								15"	14"
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW00 (64M*16)	512MB	0	1	0	0	0	1
			1GB	0	0	0	0	0	1
			2GB	0	0	1	0	0	1
Samsung	K4W1G1646E-HC12	AKD5LGGT502 (64M*16)	512MB	0	1	0	1	0	1
			1GB	0	0	0	1	0	1
			2GB	0	0	1	1	0	1




512MB & 1GB take care


Thermal Sensor



EEPROM





Quanta Computer Inc.
PROJECT : BL6




Pin 7-9/16 '20



1.5V Low Power =>A004 51 03

3.3V Low Power =>AL004951004




ESATA CONN







SATA HDD



EMI






AUDIO JACKS

Earphone

External MIC

Internal Speaker







MDC



 Quanta Computer Inc. PROJECT : BL6	
Size	Document Number Atheros Lan
Date: Saturday, April 10, 2010	Sheet 28 of 45





5 IN 1 CARD READER

0.043A(20mils)



WWW.ROSEFIX.COM

3 IN 1 CARD READER



RTS5159-VDD-GR

MODE_SEL		
(Please refer to Realtek Application Notes for more detail description)		
RTS 5159	R678	C851
0-ohm	NC	Power mode
		USB Auto De-link mode:

XTAL_CTR	CLK source
Pull-high	48MHz from CLK gen.
Floating	12MHz from Crystal

Quanta Computer Inc.
PROJECT : BL6


Size Document Number

RTS5159 (Card Reader)

Date: Thursday, April 06, 2010 Sheet 29 of 45

Rev A1A

WWW.ROSEFIX.COM




for 14"/15" option

For Intel


For AMD

SMBUS Table


SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	AMD SMBUS	98H
	EC EEPROM	A0H
3	VGA Board Thermal Sensor	98H



LED PU/PD




SM BUS PU



I/O Base Address


I/O Address		
BADDR1-0	Index	Data
0 0		XOR TREE TEST MODE
0 1		CORE DEFINED
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHIM#0: Enable shared memory with local BUS




Disabled (*) if using FWing device on LPC.
Enabled (*) if using SPI flash for both system BIOS and EC firmware

ID



SPI FLASH

For Intel




Intel	512KB	W25X40BVSSIG
AMD	2MB	W25Q16BVSSIG


INTERNAL KEYBOARD STRIP SET




HWPG




INT Keyboard




TP board




Bluetooth




USB board




Power board



NUT




HOLE




LED


AC-IN




POWER




RF LED




BATTERY



CARDREADER




HDD/ODD




ESD Protect


FOR POWER LED




FOR BATTERY LED




FOR HDD/RF LED



FOR CARDREADER LED




Quanta Computer Inc.
PROJECT : BL6




Feature Set	SKU Name (S)				
	Q57	H57	H55	P55	P57
BraidWood	Y	Y	N	N	Y


PCH XDP


Note: For ES1/ES2 version all stuff
Production version all No stuff







For RT8210B 0_4 & 10K_4
For ISL6237 ZD5.6V , 100K/F_4 & 200K/F_4









$$VOUT = (1 + R1/R2) * 0.75$$










Quanta Computer Inc.
PROJECT : BL6

Size	Document Number	Rev
	Discharge (1.5V_S5/1.8V)	1A
Date:	Wednesday, April 07, 2010	Sheet 40 of 45





[illegible]