


14" BY7 Brazos 2.0 Block Diagram

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : SVCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT





PAGE	DESCRIPTION	BOI FUNCTIONS
1	Schematic Block Diagram	
2	Front Page	
3 - 5	Processor	CPU
6 - 10	FCH	CLG
7	RTC	RTC
11 - 12	DDRIII SO-DIMM	DDR
13 - 20	Thames/Seymour(M2)	VGA
21 - 22	VRAM - DDR3	VGA
23	RESERVE	VGA
24	USB Connector	USB
	USB 3.0 Redriver	U3B
	USB Sleep Charger	SLC
25	HDMI comm part	HDM
	CEC	CEC
26	Atheros LAN	LAN
27	Codec (CX20671-21Z)	ADO
28	MINI Card (Wi-Fi & WIMAX)	MNW
29	Card reader	MMC
30	VGA Connector	VGA
	LCD Panel	LDS
	CRT & CRT BUS SWITCH	CRT
	CCD	CCD
	HALL SENSOR&BACK LIGHT SWITCH	HSR
31	HDD	HDD
	ODD	ODD
32	Thermal	THC
	FAN	THC
33	KeyBoard	KBC
	TP&FP board	TPD,FPD
	Power SW	PSW
34	EC NPCE885LA0DX	KBC
35	LED	LED
36	CHARGER-ISL88731C	PWM
37	System 3V/5V(TPSS51123A)	PWM
38	DDR 1.5V	PWM
39	+1.0V	PWM
40	+1.1V/+1.8V	PWM
41	CPU CORE	PWM
42	GPU	PWM
43	Power Tree	
44	Power Sequence	
45	Change List	


POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V--+19V		S0~S5
+VCCRTC	+3.0V--+3.3V		S0~S5
+3V	+3.3V	MAINON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3VPCU	+3.3V	AC/DC Insert enable	S0~S5
+5V	+5V	MAINON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
WIMAX_P	+3.3V	WMAX_P	S0
+1.8V	+1.8V	MAINON	S0
+1.5VSUS	+1.5V	SUSON	S0~S3
+1.5V	+1.5V	MAINON	S0
+1.1V_S5	+1.1V	+1.1V_DUAL_EN	S0~S5
+1.1V	+1.1V	MAINON	S0
+1V	+1V	MAINON	S0
CPU_CORE	~	VRON	S0
CPU_VDDNB_CORE	~	VRON	S0
+VGPU_CORE		GPU_VRON	S0
+1.8V_GPU	+1.8V	GPU_MAINON	S0
+1V_GPU	+1V	GFXPG_1V_EN	S0
+3V_GPU	+3.3V	GPU_MAINON	S0
+1.5V_GPU	+1.5V	GPU_MAINON	S0

ITEM	Value Code	FUNCTIONS
1	CEC@	CEC
2	NMP@	LPC Debug Card
3	512M@	VRAM 512M
4	1GCA@	VRAM 1Gb*4(C-die, A-die)
5	1GEB@	VRAM 1Gb*4(E-die, B-die)
6	2G@	VRAM 2Gb
7	AMD@	AMD VRAM
8	Sam@	Samsung VRAM
9	EV@	DISCRETE
10	IV@	UMA
11	ECRT@	DISCRETE CRT
12	ICRT@	UMA CRT
13	EHM@	DISCRETE HDMI
14	IHM@	UMA HDMI
15	U3@	Internal USB 3.0
16	U2@	USB 2.0 (colay W USB 3.0)
17	ULD@	USB Port (Left Down)
18	ULU@	USB Port (Left Up)
19	ULU2@	USB 2.0 Port (Left Up)
20	ULU3@	USB 3.0 Port (Left Up)
21	UR@	USB Port (Right)
22	UR2@	USB 2.0 Port (Right)
23	UR3@	USB 300 Port (Right)

GND PLANE	PAGE
 8769GND	34
 GND	26
 GND	ALL
 ADOGND	27
 Shield_GND	27








Note :
PCIE_RST# asserted during transition to S3/S4/S5
to reset PCIe devices in the FCH

For LAN,WLAN





Note :
M3L doesn't have VGA_PD function
Note :
GPIO[48:65] integrated PU 8.2K to +3V
Note :
LLB#, WAKE# and PWR_BTN need pull up to
+3VPCU only if S5+ mode is supported

(24.34) USB_SC_OC#
(24.34) USB_NORMAL_OC#

To Azalia

HDaudio interface are +3V_S5




Hudson-M3

KSO_17[0] provided test points (follow checklist)


HUDSON-M3

Part 4 of 5



USB_SS_TX/RX[3,2]P/N,USB_HSD[13,12,9,4]P/N,USB_FSD[1,0]P/N
signal pairs do not exist on Hudson-M3L/D3L

Note:
SCL2/SDA2: for SMBUS in the S5 power domain
SCL3/SDA3: for SMBUS in the S5 power domain








SCL2/SDA2:
SMBUS Implemented: PU 2.2K to +3V_S5
SMBUS Not Implemented: PU 10K to APU_VDDIO (+3V)
SCL3/SDA3:
Low Voltage SMBUS Implemented: PU 10K to APU_VDDIO (+3V)
Low Voltage SMBUS Not Implemented: PU 10K to +3V_S5

EC will Conflict with FCH, did not mount R315&R318

EC	FCH	Device	I2C_Device(S)
I2Ce_1(M)	I2Cf_2(M)	Charger	Battery
I2Ce_2(M)		EEPROM	APU
I2Ce_3(M)		VGA Thermal	
	I2Cf_3(M)		APU
	I2Cf_1(M)	Lan	Wlan
	I2Cf_0(M)	Dimm	Clk Gen

Note :



- PCIE_RST# asserted during transition to S3/S4/S5 to reset PCIE devices in the APU
- A_RST# asserted during transition to S3/S4/S5 to reset all devices in the FCH or connected to it, except the ACPI logic in the FCH.





S5_CORE_EN is necessary to connect enable pin of +3VPCU/+5VPCU regulator for S5+ mode implementation

INTRUDER_ALERT# Left not connected
(FCH has 50-kohm internal pull-up to
VBAT).

SPI Shared Flash



W25Q32BVSSIG:AKE391P0N00
W25Q16BVSSIG:AKE38FP0N01
A-stage Socket: DG008000031 91960-0084L



BOARD ID SETTING


[illegible]





OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS

	*****	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	*****	ALLOW PCIE Gen2 DEFAULT	*****	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	*****	FORCE PCIE Gen1	*****	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

FCH POWER GOOD CIRCUIT




Quanta Computer Inc.
PROJECT : BY7



Size	Document Number	Rev
	FCH 5/5(STRAP & PWRGD)	1A
Date	Monday, December 12, 2011	Sheet 10 of 46





TERMINATOR DECOUPLING CAPACITOR




9.12A(VCC plane from source)





<Layout Note>
Close to CPU

TERMINATOR DECOUPLING CAPACITOR



9.12A(VCC plane from source)





Thames and Seymour Power-on sequence

- 1 => +1V_GPU
- 2 => +3V_GPU
- 3 => +VGPU_CORE,+1.5V_GPU
- 4 => +1.8V_GPU


PEG



Intel platform: Lane0 ~ Lane15
 Brazos platform: Lane12 ~ Lane15
 Comal and Sabine platform: Lane8 ~Lane15



Quanta Computer Inc.
 PROJECT : BY7

Size	Document Number	Rev
	Thames_M2/ PEG*16	1A
Date:	Monday, December 12, 2011	Sheet 13 of 45






Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 4	512MB	0	0	0	1
	K4W2G1646C-HC11 (128M*16,C-die)	AKD5MGWT500 * 4	1GB	0	1	0	1
	K4W2G1646E-HC11 (128M*16,E-die)	AKD5MGWT500 * 4	1GB	1	0	0	1
	K4W2G1646C-HC11 (128M*16)	AKD5MGWT500 * 8	2GB	1	1	0	1
AMD	23EY2387MC11 (64M*16)	AKD5EZWT700 * 4	512MB	0	0	1	0
	23EY4187MA11 (128M*16,A-die)	AKD5DZWT700 * 4	1GB	0	1	1	0
	23EY4187MB11 (128M*16,B-die)	TBD * 4	1GB	1	0	1	0
	23EY4187MA11 (128M*16)	AKD5DZWT700 * 8	2GB	1	1	1	0

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRSS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3:1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select # GPIO22 = 0, defines memory aperture size # GPIO22 = 1, defines ROM type 100 - 512Kbit M2SP10A (ST) 101 - 1MbIt M2SP10A (ST) 101 - 2MbIt M2SP20 (ST) 101 - 4MbIt M2SP40 (ST) 101 - 8MbIt M2SP80 (ST) 100 - 512Kbit Pm2SLV512 (Chingis) 101 - 1MbIt Pm2SLV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL A RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PNSTRAP[2] AUD_PORT_CONN_PNSTRAP[1] AUD_PORT_CONN_PNSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1




<VGA>

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18


For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10


DP/TMDS/LVDS Transmitter Power
0.935V@222mA per port



Quanta Computer Inc.
PROJECT : BY7


Size	Document Number	Rev 1A
Thames M2/ DP_Powers		
Date: Monday, December 12, 2011	Sheet 18 of 45	







Ball Name	Thames	Seymour
MEM_CALRN0	243R	X
MEM_CALRN1	X	243R
MEM_CALRN2	243R	X
MEM_CALRP0	243R	X
MEM_CALRP1	X	243R
MEM_CALRP2	243R	X

CHANNEL A: 512MB DDR3 (64M*16*4pcs) <VGA>




CHANNEL B: 512MB DDR3 (64M*16*4pcs) <VGA>

22




Non-BACO design
(Brazos doesn't support Muxless Switch-able Graphics)


USB 3.0 Power switch <USB> <U3B>




USB w S&C MAXIM solution <SLC>




USB 3.0 CONN RIGHT <U3B> <USB> <EMI>




USB 2.0 CONN RIGHT <U3B> <U2B>




USB 3.0 Power switch








USB CONN LEFT UP




USB 2.0 CONN LEFT DOWN







HDMI CEC <CEC>




CEC HotPlug <CEC>




CEC Output <CEC>
(To Connect)




CEC Input <CEC>
(To CECC)




CEC SMBus Level Shift <CEC>
(To CECC)






Atheros AR8151/AR8152



GIGA:AR8151-BL1A-R
AL008151005
10/100:AR8152-BL1A-R
AL008152009

<LAN> <LNG> <LN1>




LAN-Wake up function <LAN>




LAN-SM-Bus <LAN>




separate LAN power for RTC wakeup support on S5



PLACE NEAR LAN IC SIDE <LAN> <LNG>




TRANSFORMER CONN <LAN> <LNG>







10/100:DB0EF7LAN01
GIGA: DB0Z06LAN00



RJ45 <LAN> <LNG> <LN1>




LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_6#	1	Normal function
	0	ATE test mode

Power on Strapping pin
LAN_ACTLED R110 LAN@5.1K/F 6
LAN_LINKLED# R111 LAN@5.1K/F 6





Card Reader (AU6437B53-GDL-GR)




Clock input selection
1 : 48MHz input (default)
0 : 12MHz input


NBMD Power saving mode enable
1 : enable (default)
0 : disable

CTRL0 trace surround with GND


	SD	XD	MS
CTRL0	SDCLK	XDALE	MSBS
CTRL1	SDWP	XDCLE	MSCLK
CTRL2	SDCMD	XDRBD	
CTRL3	SDCDN	XDWRN	
CTRL4		XDRDN	MSINS

SD write protect enable
1 : decided by SDWP(default)
0 : SD always write-able






SATA ODD [ODD]



ODD Zero power [OZP]




SATA HDD [HDD]



Quanta Computer Inc.
PROJECT : BY7


Size	Document Number	Rev
	HDD/ODD	1A
Date:	Monday, December 12, 2011	Sheet 31 of 45

Thermal Sensor <THC>




Thermal	dGPU Int Thermal
EC(M) 3ND_SMB	
EC(M) 3ND_SMB	dGPU int SMBUS
dGPU(M) SMB	dGPU int SMBUS

FAN Control <THC>




KEY BOARD Connector <KBC> <EMI>

INT KeyBoard




TOUCH PAD BOARD <TPD> <EMI>




ID_Detect	default
Metal/IMR	H
TEXTURE	L


Power Board (UIF) <PSW>




TP board <TPD>




EMI PAD <EMI>



HOLE <OTH>




Quanta Computer Inc. PROJECT : BY7		
Size	Document Number	Rev
	KBC/TP/FP CONN.	1A
Date:	Monday, December 12, 2011	Sheet 33 of 45




SKU_STRAP_1 (GPIO56)	SKU_STRAP_2 (GPIO02)	SKU_STRAP_3 (GPIO41)	SKU
0	0	0	Brazos UMA
0	0	1	Brazos DIS
0	1	0	COMAL UMA
0	1	1	COMAL DIS
1	0	0	Deccan UMA
1	0	1	Deccan DIS


SKU strap pin <KBC>




Power Button <KBC>




TP interface PU <KBC>




LED PU/PD <LED>



Intel Turbo mode only <CPU>



SM BUS PU <KBC>




SMBUS Table

SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	3D Sensor	32H
	EC EEPROM	A0H
	VGA Board Thermal Sensor	98H
3	Touch Sensor	58H
	HDMI CEC	34H
	Light Sensor	52H


Strap <KBC>



ID EEPROM <KBC>




SPI FLASH <KBC>



INTERNAL KEYBOARD STRIP SET <KBC>




WHPG circuit <KBC>




LED <LED>


BATTERY



RF LED <LED>





POWER <LED>




LED P/N	Behavior	res
BEWY0007ZA0 (White/Amber)	power on: White LED bright sleep: Amber LED blink	R395: stuff 1.5K R396: stuff 1.2K
BEWH0051Z00 (White)	power on: White LED bright sleep: White LED blink	R395: unstuff R396: stuff 1.5K

ESD Protect <ESD>












Quanta Computer Inc.

PROJECT : BY7

Size	Document Number	Rev
	DDR	1A
Date:	Monday, December 12, 2011	Sheet 38 of 45









Quanta Computer Inc.
PROJECT : BY7


Size	Document Number	Rev
	CPU CORE	1A
Date:	Monday, December 12, 2011	Sheet 41 of 45



Power Tree Table



BY7 Power On Sequence: S5 > S0



APU Power on sequence required:

Llano APU:

- 1.Group A (+1.5V_SUS, +2.5V_VDDA) ramp before Group B (+VDD_CORE, +VDDNB_CORE, +1.2V_VDDPR)

HUDSON-M2/M3:

- 1.+3V_S5 ramp before +1.1V_DUAL
- 2.+3V ramp before +1.1V
- 3.+3V_RTC must ramp at least 5 secs before the +3V_S5

Seymour XT S3 package Power-on sequence

All power rails reach nominal within 20ms

- 1=> +3V_GPU
- 2=> +VGPU_CORE/+1V_GPU
- 3=> +VGPU_CORE PWRGD to enable +1.5V_GPU
- 4=> +1V_GPU PWRGD to enable +1.8V_GPU

NOTE

- 1.+3V to turn on +3V_GPU
- 2.+3V_GPU ready to enable +VGPU_CORE/+1V_GPU (+1V_GPU will ramp up before +VGPU_CORE)
- 3.+VGPU_CORE PWRGD to enable +1.5V_GPU
- 3.+1V_GPU PWRGD to enable +1.8V_GPU

TRAVIS_L ANX3110 power on sequence

- 1.+3V must lead +1.2V_TRAVIS

- 2.+1.2V_TRAVIS must lead TRAVIS_RST#

NOTE: FCH must output PCIE_RST#_TRAVIS or APU_PCIE_RST# after +1.2V_TRAVIS ready

[illegible]

ERROR: syntaxerror
OFFENDING COMMAND: --nostringval--

STACK:

```
/Title  
(  
/Subject  
(D:20111212172622+08'00')  
/ModDate  
(  
/Keywords  
(PDFCreator Version 0.9.5)  
/Creator  
(D:20111212172622+08'00')  
/CreationDate  
(97070104)  
/Author  
-mark-
```