


ZYF SYSTEM BLOCK DIAGRAM


EV@ --- GPU only
MS@ --- iGPU & GPU Muxless
W@ --- Whistler GPU
G@ --- Granville GPU
DO@ --- 4 DIMM
SP@ --- Operation P/N

BCLK: 133MHz
PEG_CLK: 100MHz
DPLL_REF_SSCLK: 120MHz




www.qdzbwx.com

GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)



Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+VCCRTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	GFX_ON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.1V_VTT	+1.05V or +1.1V	CPU VTT POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER	MAINON	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+5V_GPU	+5V	SWITCHABLE PWM IC POWER	dGPU_PWR_EN#	Discrete enable
+GPU_CORE	+0.9V~+1.1V	GPU CORE POWER	+3V_D	Discrete enable
+GPU_IO	+0.9V~+1.1V	GPU I/O POWER	PG_GPUIO_EN	Discrete enable
+1.5V_GPU	+1.5V	VRAM CORE POWER	PG_1.5V_EN	Discrete enable
+1.8V_GPU	+1.8V	GPU_CRE/LVDS/PLL POWER	+1.5V_GPU	Discrete enable
+1V	+1V	DP/PEG POWER	PG_1V_EN	Discrete enable

Thermal Follow Chart



Sandy Bridge Processor (DMI,PEG,FDI)

Sandy Bridge Processor (CLK,MISC,JTAG)



FDI Disabling (Discrete Only)

DP & PEG Compensation


Processor pull-up(CPU)

Sandy Bridge Processor (DDR3)

U33C

CPU-989P_CONN


DDR SYSTEM MEMORY A




U33D

CPU-989P_CONN

DDR SYSTEM MEMORY B



HSIN : W0 S3 leakage used R36





Sandy Bridge Processor (POWER)

POWER

CPU Core Power
SNB 45W:52A
Spec
470uF/4mohm x 4
22uF x 16
10uF x 10

Real
470uF/4mohm x 4
22uF x 14
10uF x 10



- AG35 VCC1
- AG36 VCC2
- AG37 VCC3
- AG38 VCC4
- AG39 VCC5
- AG40 VCC6
- AG41 VCC7
- AG42 VCC8
- AG43 VCC9
- AG44 VCC10
- AG45 VCC11
- AG46 VCC12
- AG47 VCC13
- AG48 VCC14
- AG49 VCC15
- AG50 VCC16
- AG51 VCC17
- AG52 VCC18
- AG53 VCC19
- AG54 VCC20
- AG55 VCC21
- AG56 VCC22
- AG57 VCC23
- AG58 VCC24
- AG59 VCC25
- AG60 VCC26
- AG61 VCC27
- AG62 VCC28
- AG63 VCC29
- AG64 VCC30
- AG65 VCC31
- AG66 VCC32
- AG67 VCC33
- AG68 VCC34
- AG69 VCC35
- AG70 VCC36
- AG71 VCC37
- AG72 VCC38
- AG73 VCC39
- AG74 VCC40
- AG75 VCC41
- AG76 VCC42
- AG77 VCC43
- AG78 VCC44
- AG79 VCC45
- AG80 VCC46
- AG81 VCC47
- AG82 VCC48
- AG83 VCC49
- AG84 VCC50
- AG85 VCC51
- AG86 VCC52
- AG87 VCC53
- AG88 VCC54
- AG89 VCC55
- AG90 VCC56
- AG91 VCC57
- AG92 VCC58
- AG93 VCC59
- AG94 VCC60
- AG95 VCC61
- AG96 VCC62
- AG97 VCC63
- AG98 VCC64
- AG99 VCC65
- AG100 VCC66
- AG101 VCC67
- AG102 VCC68
- AG103 VCC69
- AG104 VCC70
- AG105 VCC71
- AG106 VCC72
- AG107 VCC73
- AG108 VCC74
- AG109 VCC75
- AG110 VCC76
- AG111 VCC77
- AG112 VCC78
- AG113 VCC79
- AG114 VCC80
- AG115 VCC81
- AG116 VCC82
- AG117 VCC83
- AG118 VCC84
- AG119 VCC85
- AG120 VCC86
- AG121 VCC87
- AG122 VCC88
- AG123 VCC89
- AG124 VCC90
- AG125 VCC91
- AG126 VCC92
- AG127 VCC93
- AG128 VCC94
- AG129 VCC95
- AG130 VCC96
- AG131 VCC97
- AG132 VCC98
- AG133 VCC99
- AG134 VCC100

PEG AND DDR

SENSE LINES


- VCCIO1 AH13
- VCCIO2 AH10
- VCCIO3 AG10
- VCCIO4 Y10
- VCCIO5 U10
- VCCIO6 P10
- VCCIO7 L10
- VCCIO8 J14
- VCCIO9 J13
- VCCIO10 J12
- VCCIO11 J11
- VCCIO12 H14
- VCCIO13 H12
- VCCIO14 H11
- VCCIO15 G14
- VCCIO16 G12
- VCCIO17 G11
- VCCIO18 F14
- VCCIO19 F13
- VCCIO20 F12
- VCCIO21 F11
- VCCIO22 E14
- VCCIO23 E12
- VCCIO24 E11
- VCCIO25 D14
- VCCIO26 D13
- VCCIO27 D12
- VCCIO28 D11
- VCCIO29 C14
- VCCIO30 C13
- VCCIO31 C12
- VCCIO32 C11
- VCCIO33 B14
- VCCIO34 B13
- VCCIO35 B12
- VCCIO36 B11
- VCCIO37 A14
- VCCIO38 A13
- VCCIO39 A12
- VCCIO40 J13

CPU VTT

SNB 45W:8.5A

Spec
330uF/6mohm x 2
22uF x 12
22uF x 7 (Non-stuff)

Real
330uF/10mohm x 1
22uF x 10
10uF x 2






CPU VCCPL

SNB 45W:1.5A

Spec
330uF/7mohm x 1
10uF x 1
1uF x 2

Real
10uF x 1
1uF x 2



Sandy Bridge Processor (GRAPHIC POWER)







POWER

CPU VGT

SNB 45W:21.5A

Spec
470uF/4mohm x 2
22uF x 12

Real
330uF/10mohm x 2
22uF x 8
10uF x 6



- VAXG1 AT24
- VAXG2 AT23
- VAXG3 AT22
- VAXG4 AT21
- VAXG5 AT20
- VAXG6 AT19
- VAXG7 AT18
- VAXG8 AR24
- VAXG9 AR23
- VAXG10 AR22
- VAXG11 AR21
- VAXG12 AR20
- VAXG13 AR19
- VAXG14 AR18
- VAXG15 AR17
- VAXG16 AR16
- VAXG17 AR15
- VAXG18 AR14
- VAXG19 AR13
- VAXG20 AR12
- VAXG21 AR11
- VAXG22 AR10
- VAXG23 AR09
- VAXG24 AR08
- VAXG25 AR07
- VAXG26 AR06
- VAXG27 AR05
- VAXG28 AR04
- VAXG29 AR03
- VAXG30 AR02
- VAXG31 AR01
- VAXG32 AL24
- VAXG33 AL23
- VAXG34 AL22
- VAXG35 AL21
- VAXG36 AL20
- VAXG37 AL19
- VAXG38 AL18
- VAXG39 AL17
- VAXG40 AL16
- VAXG41 AL15
- VAXG42 AL14
- VAXG43 AL13
- VAXG44 AL12
- VAXG45 AL11
- VAXG46 AL10
- VAXG47 AL09
- VAXG48 AL08
- VAXG49 AL07
- VAXG50 AL06
- VAXG51 AL05
- VAXG52 AL04
- VAXG53 AL03
- VAXG54 AL02
- VAXG55 AL01

GRAPHICS

1.8V RAIL

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01


- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01

- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01


- VCCSA1 M27
- VCCSA2 M26
- VCCSA3 M25
- VCCSA4 M24
- VCCSA5 M23
- VCCSA6 M22
- VCCSA7 M21
- VCCSA8 M20
- VCCSA9 M19
- VCCSA10 M18
- VCCSA11 M17
- VCCSA12 M16
- VCCSA13 M15
- VCCSA14 M14
- VCCSA15 M13
- VCCSA16 M12
- VCCSA17 M11
- VCCSA18 M10
- VCCSA19 M09
- VCCSA20 M08
- VCCSA21 M07
- VCCSA22 M06
- VCCSA23 M05
- VCCSA24 M04
- VCCSA25 M03
- VCCSA26 M02
- VCCSA27 M01



Sandy Bridge Processor (GND)




Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)


11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



Quanta Computer Inc.
PROJECT : ZYF

Size Document Number
Sandy Bridge 4/4
Date: Monday, November 08, 2010 Sheet 6 of 50

U42C




11425



CRB 1.0 c




1. *Journal of the American Medical Association*, 1997; 278: 1039-1044.









Size	Document Number	Rev
	Cougar Point 1/6	1A
Date:	Monday, November 08, 2010	Sheet 7 of 50

Cougar Point-M (PCI-E, SMBUS, CLK)



Cougar Point (GPIO,VSS_NCTF,RSVD)




Quanta Computer Inc.

PROJECT : ZYF




Cougar Point 4/6

Date: Monday, November 08, 2010 Sheet 10 of 50

Size Document Number Rev 1A





IBEX PEAK-M (GND)




Quanta Computer Inc.
PROJECT : ZYF

	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1




Place these Caps near So-Dimm0.






www.qdzbwx.com



	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1




Place these Caps near So-Dimm1.




	SA1	SA0
CHA0	0	0
CHA1	0	1
CHB0	1	0
CHB1	1	1




Place these Caps near So-Dimm1.




modify




CPU XDP Connector(CPU)




SCREW HOLE




CPU NUT



PCH & GPU NUT





```
1 => +3V_D
2 => +VGPU_CORE
3 => +VGPU_IO
4 => +1V
5 => +1.5V_GPU
6 => +1.8V_GPU
7 => dGPU_PWROK
```

1.8V GPIO

3.3V GPIO

P/N ?

For EMI

HDMI

Display Port

LVDS

CRT

[24] VMA_DQ[63..0] VMA_DQ[63..0]
[24] VMA_DM[7..0] VMA_DM[7..0]
[24] VMA_RDQS[7..0] VMA_RDQS[7..0]
[24] VMA_WDQS[7..0] VMA_WDQS[7..0]

[24] VMA_MA[13..0] VMA_MA[13..0]

[24] VMA_BA0 VMA_BA0
[24] VMA_BA1 VMA_BA1
[24] VMA_BA2 VMA_BA2

VMA_DQ0 C37
VMA_DQ1 C38
VMA_DQ2 A35
VMA_DQ3 E34
VMA_DQ4 G32
VMA_DQ5 D33
VMA_DQ6 F32
VMA_DQ7 E32
VMA_DQ8 D31
VMA_DQ9 F30
VMA_DQ10 C30
VMA_DQ11 A30
VMA_DQ12 F28
VMA_DQ13 C28
VMA_DQ14 A28
VMA_DQ15 F26
VMA_DQ16 D27
VMA_DQ17 F26
VMA_DQ18 C26
VMA_DQ19 A26
VMA_DQ20 F24
VMA_DQ21 C24
VMA_DQ22 A24
VMA_DQ23 F24
VMA_DQ24 C22
VMA_DQ25 A22
VMA_DQ26 F22
VMA_DQ27 D21
VMA_DQ28 A20
VMA_DQ29 F20
VMA_DQ30 D19
VMA_DQ31 E18
VMA_DQ32 C18
VMA_DQ33 A18
VMA_DQ34 F18
VMA_DQ35 D17
VMA_DQ36 A16
VMA_DQ37 F16
VMA_DQ38 D15
VMA_DQ39 A14
VMA_DQ40 F14
VMA_DQ41 D13
VMA_DQ42 F12
VMA_DQ43 A12
VMA_DQ44 D11
VMA_DQ45 F10
VMA_DQ46 A10
VMA_DQ47 C10
VMA_DQ48 G13
VMA_DQ49 H13
VMA_DQ50 J13
VMA_DQ51 H11
VMA_DQ52 G10
VMA_DQ53 K9
VMA_DQ54 K10
VMA_DQ55 G9
VMA_DQ56 A8
VMA_DQ57 C8
VMA_DQ58 E8
VMA_DQ59 A6
VMA_DQ60 C6
VMA_DQ61 E6
VMA_DQ62 F6
VMA_DQ63 A5

MEMORY INTERFACE A

MAA0_0/MAA_0
MAA0_1/MAA_1
MAA0_2/MAA_2
MAA0_3/MAA_3
MAA0_4/MAA_4
MAA0_5/MAA_5
MAA0_6/MAA_6
MAA0_7/MAA_7
MAA0_8/MAA_8
MAA0_9/MAA_9
MAA0_10/MAA_10
MAA0_11/MAA_11
MAA0_12/MAA_12
MAA0_13/MAA_13
MAA0_14/MAA_14
MAA0_15/MAA_15
MAA0_16/MAA_16
MAA0_17/MAA_17
MAA0_18/MAA_18
MAA0_19/MAA_19
MAA0_20/MAA_20
MAA0_21/MAA_21
MAA0_22/MAA_22
MAA0_23/MAA_23
MAA0_24/MAA_24
MAA0_25/MAA_25
MAA0_26/MAA_26
MAA0_27/MAA_27
MAA0_28/MAA_28
MAA0_29/MAA_29
MAA0_30/MAA_30
MAA0_31/MAA_31
MAA0_32/MAA_32
MAA0_33/MAA_33
MAA0_34/MAA_34
MAA0_35/MAA_35
MAA0_36/MAA_36
MAA0_37/MAA_37
MAA0_38/MAA_38
MAA0_39/MAA_39
MAA0_40/MAA_40
MAA0_41/MAA_41
MAA0_42/MAA_42
MAA0_43/MAA_43
MAA0_44/MAA_44
MAA0_45/MAA_45
MAA0_46/MAA_46
MAA0_47/MAA_47
MAA0_48/MAA_48
MAA0_49/MAA_49
MAA0_50/MAA_50
MAA0_51/MAA_51
MAA0_52/MAA_52
MAA0_53/MAA_53
MAA0_54/MAA_54
MAA0_55/MAA_55
MAA0_56/MAA_56
MAA0_57/MAA_57
MAA0_58/MAA_58
MAA0_59/MAA_59
MAA0_60/MAA_60
MAA0_61/MAA_61
MAA0_62/MAA_62
MAA0_63/MAA_63

MAA0_0/MAA_0
MAA0_1/MAA_1
MAA0_2/MAA_2
MAA0_3/MAA_3
MAA0_4/MAA_4
MAA0_5/MAA_5
MAA0_6/MAA_6
MAA0_7/MAA_7
MAA0_8/MAA_8
MAA0_9/MAA_9
MAA0_10/MAA_10
MAA0_11/MAA_11
MAA0_12/MAA_12
MAA0_13/MAA_13
MAA0_14/MAA_14
MAA0_15/MAA_15
MAA0_16/MAA_16
MAA0_17/MAA_17
MAA0_18/MAA_18
MAA0_19/MAA_19
MAA0_20/MAA_20
MAA0_21/MAA_21
MAA0_22/MAA_22
MAA0_23/MAA_23
MAA0_24/MAA_24
MAA0_25/MAA_25
MAA0_26/MAA_26
MAA0_27/MAA_27
MAA0_28/MAA_28
MAA0_29/MAA_29
MAA0_30/MAA_30
MAA0_31/MAA_31
MAA0_32/MAA_32
MAA0_33/MAA_33
MAA0_34/MAA_34
MAA0_35/MAA_35
MAA0_36/MAA_36
MAA0_37/MAA_37
MAA0_38/MAA_38
MAA0_39/MAA_39
MAA0_40/MAA_40
MAA0_41/MAA_41
MAA0_42/MAA_42
MAA0_43/MAA_43
MAA0_44/MAA_44
MAA0_45/MAA_45
MAA0_46/MAA_46
MAA0_47/MAA_47
MAA0_48/MAA_48
MAA0_49/MAA_49
MAA0_50/MAA_50
MAA0_51/MAA_51
MAA0_52/MAA_52
MAA0_53/MAA_53
MAA0_54/MAA_54
MAA0_55/MAA_55
MAA0_56/MAA_56
MAA0_57/MAA_57
MAA0_58/MAA_58
MAA0_59/MAA_59
MAA0_60/MAA_60
MAA0_61/MAA_61
MAA0_62/MAA_62
MAA0_63/MAA_63

[25] VMB_DQ[63..0] VMB_DQ[63..0]
[25] VMB_DM[7..0] VMB_DM[7..0]
[25] VMB_RDQS[7..0] VMB_RDQS[7..0]
[25] VMB_WDQS[7..0] VMB_WDQS[7..0]

[25] VMB_MA[13..0] VMB_MA[13..0]

[25] VMB_BA0 VMB_BA0
[25] VMB_BA1 VMB_BA1
[25] VMB_BA2 VMB_BA2





VMB_DQ0 C5
VMB_DQ1 C3
VMB_DQ2 E3
VMB_DQ3 F1
VMB_DQ4 F3
VMB_DQ5 F5
VMB_DQ6 G4
VMB_DQ7 H5
VMB_DQ8 H5
VMB_DQ9 H5
VMB_DQ10 H5
VMB_DQ11 K6
VMB_DQ12 K6
VMB_DQ13 K4
VMB_DQ14 M6
VMB_DQ15 M2
VMB_DQ16 M3
VMB_DQ17 M5
VMB_DQ18 M4
VMB_DQ19 P6
VMB_DQ20 P5
VMB_DQ21 P4
VMB_DQ22 T6
VMB_DQ23 T1
VMB_DQ24 U4
VMB_DQ25 V6
VMB_DQ26 V2
VMB_DQ27 V2
VMB_DQ28 Y6
VMB_DQ29 Y2
VMB_DQ30 Y2
VMB_DQ31 Y5
VMB_DQ32 A4
VMB_DQ33 A8
VMB_DQ34 A1
VMB_DQ35 A8
VMB_DQ36 A9
VMB_DQ37 A1
VMB_DQ38 A3
VMB_DQ39 A5
VMB_DQ40 A1
VMB_DQ41 A3
VMB_DQ42 A6
VMB_DQ43 A4
VMB_DQ44 A5
VMB_DQ45 A6
VMB_DQ46 A4
VMB_DQ47 A3
VMB_DQ48 A8
VMB_DQ49 A9
VMB_DQ50 A8
VMB_DQ51 A7
VMB_DQ52 A6
VMB_DQ53 A5
VMB_DQ54 A7
VMB_DQ55 A6
VMB_DQ56 A4
VMB_DQ57 A5
VMB_DQ58 A4
VMB_DQ59 A3
VMB_DQ60 A2
VMB_DQ61 A1
VMB_DQ62 A1
VMB_DQ63 A1





MEMORY INTERFACE B

MAB0_0/MAB_0
MAB0_1/MAB_1
MAB0_2/MAB_2
MAB0_3/MAB_3
MAB0_4/MAB_4
MAB0_5/MAB_5
MAB0_6/MAB_6
MAB0_7/MAB_7
MAB0_8/MAB_8
MAB0_9/MAB_9
MAB0_10/MAB_10
MAB0_11/MAB_11
MAB0_12/MAB_12
MAB0_13/MAB_13
MAB0_14/MAB_14
MAB0_15/MAB_15
MAB0_16/MAB_16
MAB0_17/MAB_17
MAB0_18/MAB_18
MAB0_19/MAB_19
MAB0_20/MAB_20
MAB0_21/MAB_21
MAB0_22/MAB_22
MAB0_23/MAB_23
MAB0_24/MAB_24
MAB0_25/MAB_25
MAB0_26/MAB_26
MAB0_27/MAB_27
MAB0_28/MAB_28
MAB0_29/MAB_29
MAB0_30/MAB_30
MAB0_31/MAB_31
MAB0_32/MAB_32
MAB0_33/MAB_33
MAB0_34/MAB_34
MAB0_35/MAB_35
MAB0_36/MAB_36
MAB0_37/MAB_37
MAB0_38/MAB_38
MAB0_39/MAB_39
MAB0_40/MAB_40
MAB0_41/MAB_41
MAB0_42/MAB_42
MAB0_43/MAB_43
MAB0_44/MAB_44
MAB0_45/MAB_45
MAB0_46/MAB_46
MAB0_47/MAB_47
MAB0_48/MAB_48
MAB0_49/MAB_49
MAB0_50/MAB_50
MAB0_51/MAB_51
MAB0_52/MAB_52
MAB0_53/MAB_53
MAB0_54/MAB_54
MAB0_55/MAB_55
MAB0_56/MAB_56
MAB0_57/MAB_57
MAB0_58/MAB_58
MAB0_59/MAB_59
MAB0_60/MAB_60
MAB0_61/MAB_61
MAB0_62/MAB_62
MAB0_63/MAB_63


MEMORY INTERFACE C

MAB0_0/MAB_0
MAB0_1/MAB_1
MAB0_2/MAB_2
MAB0_3/MAB_3
MAB0_4/MAB_4
MAB0_5/MAB_5
MAB0_6/MAB_6
MAB0_7/MAB_7
MAB0_8/MAB_8
MAB0_9/MAB_9
MAB0_10/MAB_10
MAB0_11/MAB_11
MAB0_12/MAB_12
MAB0_13/MAB_13
MAB0_14/MAB_14
MAB0_15/MAB_15
MAB0_16/MAB_16
MAB0_17/MAB_17
MAB0_18/MAB_18
MAB0_19/MAB_19
MAB0_20/MAB_20
MAB0_21/MAB_21
MAB0_22/MAB_22
MAB0_23/MAB_23
MAB0_24/MAB_24
MAB0_25/MAB_25
MAB0_26/MAB_26
MAB0_27/MAB_27
MAB0_28/MAB_28
MAB0_29/MAB_29
MAB0_30/MAB_30
MAB0_31/MAB_31
MAB0_32/MAB_32
MAB0_33/MAB_33
MAB0_34/MAB_34
MAB0_35/MAB_35
MAB0_36/MAB_36
MAB0_37/MAB_37
MAB0_38/MAB_38
MAB0_39/MAB_39
MAB0_40/MAB_40
MAB0_41/MAB_41
MAB0_42/MAB_42
MAB0_43/MAB_43
MAB0_44/MAB_44
MAB0_45/MAB_45
MAB0_46/MAB_46
MAB0_47/MAB_47
MAB0_48/MAB_48
MAB0_49/MAB_49
MAB0_50/MAB_50
MAB0_51/MAB_51
MAB0_52/MAB_52
MAB0_53/MAB_53
MAB0_54/MAB_54
MAB0_55/MAB_55
MAB0_56/MAB_56
MAB0_57/MAB_57
MAB0_58/MAB_58
MAB0_59/MAB_59
MAB0_60/MAB_60
MAB0_61/MAB_61
MAB0_62/MAB_62
MAB0_63/MAB_63





PIN STRAPS



Memory Aperture size

GPIO[13:11]	Size
000	128MB
001	256MB
010	64MB
011	32MB

Audio Table

EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	000	See Memory Aperture size
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	0	
GPIO_8_ROMSO H2SYNCS GPIO_21_BB_EN	GPIO8 H2SYNCS GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

DDR3 VRAM SIZE Strap

DDR3 VRAM size

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63DFR-11C	AKD5LZWTW05	1GB	1	1	0
	H5TQ1G63BFR-12C	AKD5LZGTW04	1GB	1	0	0
	H5TQ2G63BFR-12C	AKD5MGGTW03	2GB	1	0	1
Samsung	K4W1G1646G-HC11	AKD5EGGT503		0	1	1
	K4W1G1646E-HC12	AKD5LGGT506	1GB	0	0	0
	K4W2G1646B-HC12	AKD5MGGT511	2GB	0	0	1
AMD	23EY2387MA-12	AKD5LGGT700	1GB	0	1	0

Samsung-1GB




RAM_STRAP2 SET DDR3 Vendor
RAM_STRAP[1:0] SET SIZE.

Quanta Computer Inc. PROJECT : ZYF		Size	Document Number	Rev	
		Strip/Thermal		1A	
Date:	Monday, November 08, 2010	Sheet	23	of	50

CHANNEL A: 512 / 1GMB DDR3 (64/128M*16*4pcs)


[20] VMA_DQ[63..0] VMA DQ63..0
[20] VMA_DM[7..0] VMA DM7..0
[20] VMA_RDQS[7..0] VMA RDQS7..0
[20] VMA_WDQS[7..0] VMA WDQS7..0

QSA[7..0]
QSA#[7..0]



TOP Left


BOT Left




BOT Right

TOP Right


Group-A0 VREF




Group-A1 VREF




MEM_A0 CLK




Group-A0 decoupling CAP




Group-A1 decoupling CAP





MEM_A1 CLK




www.qdzbx.com






BOT Up



EV@ --- GPU only
MS@ --- iGPU & GPU Muxless




EV@ --- GPU only
MS@ --- iGPU & GPU Muxless




Graphic HDMI source


EV@ --- GPU only
MS@ --- iGPU & GPU Muxless



ESD Protect




HDMI connector



SDVO I2C Control


EV@ --- GPU only
MS@ --- iGPU & GPU Muxless



HDMI LEVEL SHIFTER


EV@ --- GPU only
MS@ --- iGPU & GPU Muxless

Parade	AL008101000
TI	AL000139000



HDMI -detect

EV@ --- GPU only
MS@ --- iGPU & GPU Muxless



Quanta Computer Inc.


PROJECT : ZYF

Size	Document Number	Rev
Mo	Mo	1A
1a	1a	1a
1a	1a	1a


HDMI LEVEL SHIFTER

Sheet 27 of 50


2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



ODD Power (SATA)





Quanta Computer Inc.
PROJECT : ZYF

Size	Document Number	Rev
	SATA-HDD/ODD	1A
Date:	Monday, November 08, 2010	Sheet 28 of 50

Wireless



+3.3V: 2700mA
+1.5V: 500mA

Fotprint : MIPCI-800055FB052GX-52P-LDV-NB4



TV and Debug

10/25 R251&R452
chnage to 0 ohm



Quanta Computer Inc.

PROJECT : ZYF


MINI PCI-E card/TV

Rev	1A
-----	----


Size	Document Number	Rev
	MINI PCI-E card/TV	1A
Date:	Monday, November 08, 2010	Sheet 29 of 50

www.gdzbwx.com



CODEC(ALC669X)




**CENTER
MONO**




CODEC/AMP Power




SPEAKER/HP AMP.




SURR-SPK




AMO GAIN




SUBWOOFER Power(AMP)




SUBWOOFER




LINE-OUT/SPDIF0




Main SPK/Center/Subwoofer EMI




MIC










LINE IN



DMIC




Card Reader




These 1394 signals are high speed differential pairs and must be kept equal length with a differential impedance (Z_0) of 110ohms.

Power sequence



ESATA & USB





AL008511001


EN	A_PRE	B_PRE	dB
0	X	X	Power down mode
1	0	0	Pre-emphasis disable
1	1	1	Pre-emphasis enable

ALLVC412000


EN	D0	D1	CH-0	CH-1
0	X	X	Standby	Standby
1	0	0	0dB	0dB
1	1	0	Pre-emphasis (5dB)	0dB
1	0	1	0dB	Pre-emphasis (5dB)
1	1	1	Pre-emphasis (5dB)	Pre-emphasis (5dB)





To USB/B




Keyboard LED control




To LAN/B







INT K/B




AMBER LED (HKC)




AMBER LED (HKC)




POWER BOARD




TOUCHPAD




Finger-Printer



BLUETOOTH



CPU FAN









350mil
OCP:10A
8.6A

210mil
OCP:8A
5.25A

OCP:10A
 $L(\text{ripple current}) = (9-5) \times 5 / (2.2 \times 10^{-6} \times 0.4 \times 9) = 2.525A$
 $I_{ocp} = 10 - (2.525/2) = 8.74A$
 $V_{th} = 8.74A \times 14.2m\Omega = 124.07mV$
 $R(I_{lim}) = (124.07mV \times 10) / 10\mu A \sim 124.07K$

OCP:8A
 $L(\text{ripple current}) = (9-3.3) \times 3.3 / (2.2 \times 10^{-6} \times 0.5 \times 9) \sim 1.9A$
 $I_{ocp} = 8 - (1.9/2) = 7.05A$
 $V_{th} = 7.05A \times 14.2m\Omega = 100.11mV$
 $R(I_{lim}) = (100.11mV \times 10) / 10\mu A \sim 100.11K$







Discrete	PR143, PR144: un-mount PR149: 1K PR156: 200K PR160: 1K
MS	PR143: 130K, PR144: 158K PR149: 5.62K PR156: 100K PR160: un-mount

Quad	PR153: un-mount PR130: 200K PR103, PR113, PR105, : 5.1K PR130: 200K
Dual	PR153: 0 ohm PR130: 150K PR103: un-mount PR113, PR105: 3.4K PR130: 150K



MS@ for Internal VGA(+VCC GFX enable)
EV@ for External VGA(+VCC GFX disable discrete only)
SP@ for MS@or EV@ selection
QC@ for Quad core CPU

[PWM]




$$\begin{aligned} TON &= 3.85p \cdot RTON \cdot Vout / (Vin - 0.5) \\ \text{Frequency} &= Vout / (Vin \cdot TON) \\ TON &= 3.85p \cdot 1M / (Vin - 0.5) \\ \text{Frequency} &= 1 / (0.0036767) = 272K \end{aligned}$$

$$\begin{aligned} L(\text{ripple current}) &= (19 - 1.05) \cdot 1.05 / (1u \cdot 272k \cdot 19) \\ &\sim 3.64A \\ 4.3m \cdot 18 &= RILIM \cdot 20uA \\ RILIM &= 3.87K \text{ --- } 3.92K \end{aligned}$$




 Quanta Computer Inc. PROJECT : ZYF		Rev 1A
Date:	Monday, November 08, 2010	Sheet 41 of 50

[PWM]




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


[PWM]







Quanta Computer Inc.
PROJECT : ZYF

Size	Document Number	Rev
	+1.05V(UP6111AQDD)	1A
Date:	Monday, November 08, 2010	Sheet 43 of 50











Thermal protection



For EC control thermal protection (output 3.3V)

 Quanta Computer Inc. PROJECT : ZYF		Rev
		1A
Size	Document Number	Thermal protect
Date:	Monday, November 08, 2010	Sheet 48 of 50

ZYB Power tree



Model		REV	CHANGE LIST			
ZYF MB		A	2010/07/27	page 40&41:Mark Lo change CPU solution page 28:Delete HDMI Switch circuit & add R584,R585 for Muxless DATA,CLK pin page 33:add CN27 for power sequence		
			2010/07/28	page 14:del R18,R30,R32,R32,R33,R39,R40,R45 page 16:del R47,R51,R60,76,R169,R180,R190,R213 Mark Lo change power circuit		
			2010/07/29	page 9:change CN20 parts page 29:change CN22 & CN23 parts page 37:add T21,T23		
			2010/07/30	page 28:add HDMI LEVEL SHIFTER circuit & del R584,R585 page 9:add R8421 page 8:add C1160,C1161 page 19:add T28		
			2010/08/02	page 33:add L63,L64,L65 & R620,R621,R622,R623,R624,R625 for EMI		
			2010/08/03	page 13:add R29,R30,C79 page 15:add R169,R179,C382 page 17:add hole 1-31& PAD1		
			2010/08/04	page 5:del C8348,C8479 page 8:del C8363 page 9:add R8587 page 10:add R8496,R8480 page 13:del R31,TP8231 page 14:del R34,TP8232 page 15:del R217,TP8233 page 16:del R218,TP8234 page 19:del R93,R103 & add T30,T31,T32,T29 & del SOUT_GPI08 ,SIN_GPI09,SCLK_GPI010,I0_VID1 net page 23:del U1,R58,R57,C80 page 26:del RN12,RN11,RN5,RN7 & add R535,R552,R557,R575,R576,R549,R577,R580 page 27:del R552,R556,R557,R576,R577,R580,R581,R583 page 32:add D16 & CR_WAKER# net page 34:add R1331		
			2010/08/06	page 8:del R64,R65 page 32:add R245,R1332,Q20,R1334,R1333 & OC11B# net & del C1268,R1317,R1318 page 34:CN31 change footprint		
			2010/08/11	page 3: CLK_DPLL_SSCLKN_R net from GND change PU to +1.05V_VTT page 5:C8474 change to 3528 type page 11: del R8498		
			2010/08/12	page 8: add PCH_ODD_EN net page 10: add ODD_PRSNT# net ,R8498 & CR_CPPE# net page 28: add ODD Power circuit page 36: add ODD_EJ# & ODD_POWER net		
			2010/08/13	page 4: SWAP DDR control pin page 10: add SMIB net for USB3.0		
			2010/08/17	page 5: add PQ26 & change C682 to 3528 type,R8291,R8282 to 1206 type		
			2010/08/18	Power engineer update power circuit page 32 :C895,C897& C896 change to 0603 type		
			2010/08/19	page 34 :C1265 chnage to 6x5.7 type		
		C	2010/09/6	page 28 :CN22,CN26 change footprint page 32 :add R721		
			2010/09/13	page 9 :add C912 page 9 :add R722,R723 for SMBus		
			2010/09/14	page 3 :R567,R564 change short pad page 7 :R308,R306,R344 change short pad page 8 :R719 change short pad page 9 :Del R3905 page 11 :R351,R310,R352,R66,R388,R620,R608,R659,R619,R274,R411,R410,R333,R669,R658,R349,R346,R337,R269,R272,R273, change short pad page 13 :R11 change short pad page 14 :R21 change short pad page 15 :R179 change short pad page 16 :R180 change short pad page 19 :add R724,R726,R725 page 26 :R153,R145 change short pad page 27 :R177 change short pad page 28 :R246,R716 change short pad page 29 :R1,R2 change short pad page 30 :R439,R364,R353,R332 change short pad page 31 :R703,R705,R422,R416,R440, change short pad page 32 :R709 change short pad page 33 :R580 change short pad page 34 :R258,R270,R605 change short pad page 35 :R158,R156,R462 change short pad		
			2010/09/16	page 17 :Del CN21,R578,C807		
			2010/10/22	page 30 :U28 pin1 chnge net name to ALL_AMP_MUTE# for "bo" noise & change footprint page 31 :add R727,R578 & ALL_AMP_MUTE# net for "bo" noise page 33 :add C807,C815		
		3C				