


LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

LL6_MV Montevina Block Diagram




01




Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+19V	18, 33, 34, 35, 36, 37, 38, 39	MAIN POWER		S0~S5
+3VRTC	+3.0V~+3.3V	13, 16, 32	RTC		S0~S5
3VPCU	+3.3V	13, 18, 22, 24, 30, 32, 33, 34, 36, 37	8051 POWER		S0~S5
5VPCU	+5V	30, 33, 34, 35, 36, 37, 38	LCD/CHARGE POWER		S0~S5
+15V	+15V	18, 26, 33, 37	LARGE POWER	5VPCU	S0~S5
LANVCC	+3.3V	22, 33	LAN POWER	LAN_ON	
5VSUS	+5V	18, 30, 33, 38	SLP_S5# CTRLD POWER	SUSON	
3VSUS	+3.3V	14, 15, 27, 28, 29, 32, 33, 38	SLP_S5# CTRLD POWER	SUSON	
1.8VSUS	+1.8V	10, 33, 36		SUSON	
1.5VSUS	+1.5V	07, 09, 10, 11, 12, 33, 35	SODIMM POWER CALISTOGA/ICH8 POWER	SUSON	
SMDDR_VREF_DIMM	+0.75V	11, 12	SODIMM POWER		
+5V	+5V	16, 17, 18, 19, 21, 23, 24, 25, 32, 33, 34	SLP_S3# CTRLD POWER	MAINON	
+3V	+3.3V	03, 05, 07, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38	SLP_S3# CTRLD POWER	MAINON	
+1.5V	+1.5V	05, 10, 13, 14, 15, 16, 21, 27, 28, 29, 35	CALISTOGA/ICH8 POWER	MAINON	
+1.05V	+1.05V	03, 04, 05, 06, 07, 09, 10, 13, 16, 33, 36, 38	CPU/CALISTOGA/ICH8 POWER	MAINON	
VCC_CORE	+0.7V~+1.77V	04, 05, 33, 38	CPU CORE POWER	VRON	
LCDVCC	+3.3V	18	LCD Power	NT_DISP_ON	
+5VHDD	+5V	23	HDD Power	MAINON	
MBATV	+10V~+17V	32, 34	MAIN BATTERY	D/C#	

		PROJECT : LL6	
		Quanta Computer Inc.	
Size B	Document Number		Rev 1A
		FRON TPAGE	
Date: Wednesday, July 15, 2009		Sheet	2 of 36



		CLKREQ	SRC Port
CR#_B	SRC 1,4	CLK_MCH_OE#	SRC4
CR#_A	SRC 0,2	CLK_LAN_OE#	SRC2
CR#_G	SRC 9	CLK_SATA_OE#	SRC9
CR#_H	SRC 10	CLK_MINI_OE#	SRC10











(3,7,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,34,35,36)
(3,4,6,7,9,10,13,16,30,31,34,36)
(10,13,14,16,24,25,33)
(4,31,36)

+3V
+1.05V
+1.5V
VCC_CORE

05





MCH_CFG_5 DMIX2 selection

Low: DMIX2

High: DMIX4 (Default)

MCH_CFG_16 FSB Dynamic ODT

Low: Dynamic ODT disabled

High: Dynamic ODT enabled (Default)

MCH_CFG_9 PCI Express Graphic Lane

Low: Reverse Lane

High: Normal operation(Default)

MCH_CFG_19 DMI Lane Reversal

Low: Normal (Default)

High: Lane Reversed

MCH_CFG_6 ITPM Host Interface

Low: ITPM Host Interface enabled

High: ITPM Host Interface disabled (Default)

MCH_CFG_7 Intel (R) Management Engine Crypto

Low = Intel Management Engine Crypto Transport

Layer Security (TLS) cipher suite with no

confidentiality

High = Intel Management Engine Crypto TLS cipher

suite with confidentiality (default)

MCH_CFG_10 PCIe Lookback Enable

Low: Enabled

High: Disabled (Default)

MCH_CFG_12/13 XOR/ALLZ/CLOCK Un-gating

MCH_CFG_12 MCH_CFG_13 Configuration

0 0 Reserved

1 0 XOR Mode enabled

0 1 All-Z Mode enabled

1 1 Normal operation (Default)

TP16 AL34

TP17 AK34

TP18 AN35

TP20 AM35

CFG_0

CFG_1

CFG_2

CFG_3

CFG_4

CFG_5

CFG_6

CFG_7

CFG_8

CFG_9

CFG_10

CFG_11

CFG_12

CFG_13

CFG_14

CFG_15

CFG_16

CFG_17

CFG_18

CFG_19

CFG_20

PM_SYNC#

(4,13,36) H_DPSTP#

(11,12) PM_EXTTSS#

(15,36) DELAY_VR_PWRGOOD

(4) FLT_RST#

(4,13) DM_THERMTRIP

(15,36) DPRSLPVR

R29

R30

R31

R32

R33

R34

R35

R36

R37

R38

R39

R40

R41

R42

R43

R44

R45

R46

R47

R48

R49

R50

R51

R52

R53

R54

R55

R56

R57

R58

R59

R60

R61

R62

R63

R64

R65

R66

R67

R68

R69

R70

R71

R72

R73

R74

R75

R76

R77

R78

R79

R80

R81

R82

R83

R84

R85

R86

R87

R88

R89

R90

R91

R92

R93

R94

R95

R96

R97

R98

R99

R100

R101

R102

R103

R104

R105

R106

R107

R108

R109

R110

R111

R112

R113

R114

R115

R116

R117

R118

R119

R120

R121

R122

R123

R124

R125

R126

R127

R128

R129

R130

R131

R132

R133

R134

R135

R136

R137

R138

R139

R140

R141

R142

R143

R144

R145

R146

R147

R148

R149

R150

R151

R152

R153

R154

R155

R156

R157

R158

R159

R160

R161

R162

R163

R164

R165

R166

R167

R168

R169

R170

R171

R172

R173

R174

R175

R176

R177

R178

R179

R180

R181

R182

R183

R184

R185

R186

R187

R188

R189

R190

R191

R192

R193

R194

R195

R196

R197

R198

R199

R200

R201

R202

R203

R204

R205

R206

R207

R208

R209

R210

R211

R212

R213

R214

R215

R216

R217

R218

R219

R220

R221

R222

R223

R224

R225

R226

R227

R228

R229

R230

R231

R232

R233

R234

R235

R236

R237

R238

R239

R240

R241

R242

R243

R244

R245

R246

R247

R248

R249

R250

R251

R252

R253

R254

R255

R256

R257

R258

R259

R260

R261

R262

R263

R264

R265

R266

R267

R268

R269

R270

R271

R272

R273

R274

R275

R276

R277

R278

R279

R280

R281

R282

R283

R284

R285

R286

R287

R288

R289

R290

R291

R292

R293

R294

R295

R296

R297

R298

R299

R300

R301

R302

R303

R304

R305

R306

R307

R308

R309

R310

R311

R312

R313

R314

R315

R316

R317

R318

R319

R320

R321

R322

R323

R324

R325

R326

R327

R328

R329

R330

R331

R332

R333

R334

R335

R336

R337

R338

R339

R340

R341

R342

R343

R344

R345


R346

R347


R348




R349


R350














SB Strap

ICH9-M Internal VR
Enable strap
(Internal VR for VccSus1_05, VccSus1_5 and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

XOR Chain Entrance Strap

ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1

ICH9 Boot BIOS select

STRAP	PCI_GNT0#	SPI_CS#1
SPI	0	1
PCI	1	0
LPC	1	1

(default)

*1K/F_4	R278	GNT0# (14)
*1K/F_4	R187	SPI_CS#1_R (14)

A16 swap override strap	
PCI_GNT#3	Low = A16 swap override enabled Hi = Default

*1K/F_4	R273	GNT3# (14)
---------	------	------------

No Reboot Strap	
ACZ_SPKR	Low: Default Hi: No reboot

+3V	R254	*1K/F_4	ACZ_SPKR (15,20)
-----	------	---------	------------------

TPM physical presence	
ICH_GPIO57	Low: Default

3V_S5	R402	*10K/F_4	ICH_GPIO57 (15)
	R403	100K/F_4	


ACZ_RST#	R269	33_4	ACZ_RST# AUDIO (20)
ACZ_SDOUT	R271	33_4	ACZ_SDOUT AUDIO (20)
ACZ_SYNC	R279	33_4	ACZ_SYNC AUDIO (20)
ACZ_BCLK	R284	33_4	ACZ_BCLK AUDIO (20)




+10P/50V/COG_4	C340	
+10P/50V/COG_4	C330	
+10P/50V/COG_4	C321	

PROJECT : LL6
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ICH9-M Host 1/4	1A
Date:	Wednesday, July 15, 2009	Sheet 13 of 36


PCIE-LAN






Board ID For Function	ID3 GPIO22	ID2 GPIO21	ID1 GPIO19	ID0 GPIO17
Default	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0
	0	1	0	1
	0	1	1	0
	0	1	1	1
	1	0	0	0
	1	0	0	1
	1	0	1	0
	1	0	1	1
	1	1	0	0
	1	1	0	1
	1	1	1	0
	1	1	1	1

Board ID For Model	ID5 GPIO37	ID4 GPIO36
	0	0
	0	1
	1	0
	1	1





LCD panel control & connector


LCDVCC




back light



(3,5,7,10,11,12,13,14,15,16,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,34,35,36)
(22,31,33,35)
(31,36)
(13,19,22,27,28,29,31,32,34,35)
(30,32,33,34,35,36)
(16,18,20,22,26,27,28,29,30,31,32)




(7) LA_DATA0
(7) LA_DATA0
(7) LA_DATA1
(7) LA_DATA1
(7) LA_DATA2
(7) LA_DATA2
(7) LA_CLK#
(7) LA_CLK




VADJ_PWM
DISPON
GFX_PWR_SRC
+CAM_VCC
(13) SATA_LED#
(27) CAPSLED
(27) NUMLED
(27) MUTELED#
Adress : A9H --Contrast
AAH --Backlight


THINK LIGHT LED ON




CAMERA VCC Control




CRT PORT










ESD PROTECTION
close CRT connector



		PROJECT : LL6	
		Quanta Computer Inc.	
Size Custom	Document Number	CRT CON	
Date:	Wednesday, July 15, 2009	Sheet	18 of 36
		Rev	1A









Note:



	SD/MMC	MS	XD
SP0			
SP1			XD_CD#
SP2	SD_WP		
SP3	SD_CD#		
SP4	SD_DAT1		XD_D4
SP5		MS_BS	XD_D5
SP6		MS_D1	XD_D3
SP7	SD_DAT0	MS_D0	XD_D6
SP8	SD_DAT7	MS_D2	XD_D2
SP9		MS_INS#	
SP10	SD_DAT6	MS_D3	XD_D7
SP11	SD_CLK	MS_SCLK	XD_D1
SP12	SD_DAT5		XD_D0
SP13	SD_DAT4		XD_WP#
SP14			XD_R/B#
SP15	SD_DAT3		XD_WE#
SP16	SD_DAT2		XD_RE#
SP17			XD_ALE
SP18			XD_CE#
SP19			XD_CLE





5 IN1 CARD READER XD, MMC/SD, MS/MSP



SATA-HDD





SATA ODD




 PROJECT : LL6 Quanta Computer Inc.			
Size Custom	Document Number SATA HDD/ ODD/ eSATA/USB	Rev 1A	
Date:	Wednesday, July 15, 2009	Sheet	22 of 36


USB 1





E-SATA RE-DRIVER





EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output





USB 2





USB 3





USB 4



Mini PCI-E Card (WLAN/ WiMAX)








Mini PCI-E Card WWAN(Robson)





PCI Express Card

25




 PROJECT : LL6 Quanta Computer Inc.		Rev 1A
Size Custom	Document Number	PCI Express Card
Date: Wednesday, July 15, 2009	Sheet 25 of 36	

BLUETOOTH



FINGER PRINTER



PROJECT : LL6

Quanta Computer Inc.

Size
Custom






Document Number

Bluetooth / FP Conn



Rev
1A

Date: Wednesday, July 15, 2009


Sheet 26 of 36




KEYBOARD




FUNCTION BUTTON BOARD




TOUCH PAD




POWER BUTTON BOARD




SIO BOARD




LED




FAN Controller




Hole for CPU support




North Bridge nut




WWAN nut



WLAN nut



For EMI



PROJECT : LL6

Quanta Computer Inc.

Size
A

Document Number


KB/TP/FAN/SCREW HOLE

Rev
1A


Date: Wednesday, July 15, 2009

Sheet 30 of 36


+3V, +5V




+1.05V, SMDDR_VTERM




3V_S5, 5V_S5



LANVCC



VCC_CORE



3VSUS, 5VSUS, 1.5VSUS, 1.8VSUS

