



31ZY8MB0000
ZY8 MB ASSY(DC/GM/MXM)ASSY W/O CPU
31ZY8MB0010
ZY8 MB ASSY(QC/GM/MXM)ASSY W/O CPU

ZY8 SYSTEM BLOCK DIAGRAM




<http://laptop-motherboard-schematic.blogspot.com/>

Clock Generator




CPU Clock select




BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

SMBus




Strap table




Quanta Computer Inc.
PROJECT : ZY8

Size	Document Number	Rev
	CLOCK GENERATOR	2A
Date:	Tuesday, February 17, 2009	Sheet 2 of 39




	QCI P/N
Intel Cantiga (G)M	AJ0QV080T06



<http://laptop-motherboard-schematic.blogspot.com/>

 Quanta Computer Inc. PROJECT : ZY8		Rev	3B
		GMCH HOST	
Size	Document Number	Date	Wednesday, February 11, 2009
Sheet		5	of 39

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000= FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	1TPM Host Interface	0 = 1TPM Host Interface is enabled 1 = 1TPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/iHDMI Device Present(Default) 1 = SDVO/iHDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present







NB Thermal trip pin
No use Thermal trip NB side can
NC.(NB has ODT)

PM_DPRSTP#
The Daisy chain topology should be routed from ICH9M to IMVP , then to (G)MCH and CPU, in that order.




NOTE:
If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCHDA and VCCSUSDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.



CRB 1.0 : CL_VREF=0.355V (1K/511ohm)
DG 2.1 : CL_VREF=0.35V (1K/500ohm)

<Checklist ver0.8/DG2.1>
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.





GMCH (CANTIGA)





Quanta Computer Inc.
PROJECT : ZY8


Size	Document Number	Rev 3B
GMCH DDR I/F		
Date:	Wednesday, February 11, 2009	Sheet 8 of 39









ICH9M



HD Audio




RTC







South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect			This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU			
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description	[14] ICH_TP3
			0	0	RSVD	
			0	1	Enter XOR Chain	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	1	0	Normal operation(Default)	HDA_SDOUT
			0	1	Set SIOE port config bit 1	




Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	




South Bridge Strap Pin (3/3)




Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R166 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R383 *1K 4



Board ID	ID2	ID1	ID0
default	0	0	0
	0	0	1
	0	1	0
	0	1	1
	1	0	0


Quanta Computer Inc.
 PROJECT : ZY8
 ICH9M GPIO
 Date: Monday, January 05, 2009 Sheet 14 of 39






Decoupling capacitor


Close to SO-DIMM0



Close to SO-DIMM1



MXM Module



<http://laptop-motherboard-schematic.blogspot.com/>

[illegible]

At 11/18 Charge source

+3V VDD_MOM

R443 10K_4

Q44 2N7002

At 11/12 Add HDMI hot plug to GPU

+3V

R444 10K_4

Q43 2N7002

HDMI_HP_EV

HDMI_HPD_INT#

HDMI_MB_HP

[illegible]

close to HDMI connector

U3

Pin	Signal
1	HDMI CLK+
2	HDMI CLK-
3	GND_3/8
4	HDMI DDCCLK
5	HDMI DDCDATA

R*Clamp0624P

U1

Pin	Signal
1	HDMI TX2P
2	HDMI TX2N
3	GND_3/8
4	HDMI TX1P
5	HDMI TX1N

R*Clamp0624P

U2

Pin	Signal
1	HDMI TX0P
2	HDMI TX0N
3	GND_3/8
4	HDMI MB HP
5	HDMI MB LP

R*Clamp0624P

[illegible]

close to DP connector			
U7			
1	1	10	EXT_DP1XN
2	1	10	EXT_DP2XP
3	GND_3/8	7	EXT_DP1XP
4	1	6	EXT_DP1XN
5	1	6	
*RClamp0524P			
U8			
1	1	10	EXT_DP1XN
2	1	9	EXT_DP2XP
3	GND_3/8	7	EXT_DP1XP
4	1	6	EXT_DP1XN
5	1	6	
*RClamp0524P			
U6			
1	1	10	DP_AUXP
2	1	9	DP_AUXN
3	GND_3/8	7	DP_CAD
4	1	6	DP_HPD
5	1	6	
*RClamp0524P			

Diagram illustrating the wiring for the RS101M-3 connector, showing connections to a 3V supply, ground, and a DP_CAD signal line. The connector is labeled CN36 and includes pins for SHIELD1, SHIELD2, SHIELD3, SHIELD4, PWR, PWR_RET, GND, MODE, and DP_CAD. The wiring includes a 30mil trace, a 500mA (Max.) current limit, and a C670 capacitor connected to the DP_CAD signal line. A 1A/30V fuse is also present in the DP_CAD line.


+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Fotprint : MINIPCI-AAA-PCL-099-P01-52P-LDV




Close CN37

K DEBUG CARD




 Quanta Computer Inc. PROJECT : ZY8		Rev 3B
Size	Document Number	
MINI PCI-E card/TV		
Date:	Friday, February 13, 2009	Sheet 21 of 39


2nd SATA HDD (edge of board)




MAIN SATA HDD



ODD (SATA)



EE RETURN-PATH CAPACITORS






Quanta Computer Inc.
PROJECT : ZY8


Size	Document Number	Rev
	SATA-HDD/ODD	3B
Date:	Friday, February 13, 2009	Sheet 22 of 39

CODEC(ALC889X)


IV@
EV@




CENTER MONO



EAPD pin



CODEC/AMP Power






<http://laptop-motherboard-schematic.blogspot.com/>



Quanta Computer Inc.
PROJECT : ZY8

Size	Document Number	Rev
	REALTEK ALC889X/MONO-AMP	3B
Date:	Tuesday, February 17, 2009	Sheet 23 of 39


NEW CARD



NEW CARD'S POWER SWITCH

At 11/18
Change GMT cost down version.



GMT: AL000577002
TI: AL002231000




Quanta Computer Inc.
PROJECT : ZY8

Size	Document Number	Rev
	NEW CARD	3B
Date:	Friday, February 13, 2009	Sheet 25 of 39


change Cardreader to OZ888GS0LN at B-test




POWER BOARD




M/B LED



Left side MMB




MMB Status




LCD BL_ON/OFF MMB & Backlight Logo LED

MXMCLK=MXM_SMCLK; MXMCLK=MXM_SMDATA12
MMB1 and MMB2 need add ISOLATE circuit where are on MXM page.





Right Side MMB



Quanta Computer Inc.
PROJECT : ZY8


Size	Document Number	Rev
	POWER/MMB/LAUNCH/LED	3B
Date:	Friday, February 13, 2009	Sheet 27 of 39

USB & ESATA




HOLES


At 11/13
change HOLE1-38 1PIN to 9PIN



USB_2PORT/B






USB_SWITCH/B




INT K/B


At 11/18
SWAP



TOUCHPAD & Finger-Printer CONN.




BLUETOOTH CONNECTOR




Keyboard LED control

Remove: U12, C64, R44, C66.
Stuff: Q3, R42, Q2
at C-test




CPU FAN



Quanta Computer Inc.
PROJECT : ZY8

Size	Document Number	Rev
		3B
Date:	Monday, February 16, 2009	Sheet 29 of 39




I/O ADDRESS SETTING

	I/O Address	
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS


1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

SM BUS PU




change to 10K ohm,
2nd MBCLK/MBDATA and MXM_SMCLK12/MXM_SMDATA12 PU to +3V at B-test

ACER ID





SPI FLASH




1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)

At 11/24 add	
Winbond W25X16AVSSIG	AKE38ZP0N01
MXIC MX25L1605AM2C-15G	AKE37FP0Z13
EON EN25F16-100HIP	AKE38ZA0Q00
AMIC A25L016	AKE38ZN0800


HWPG

**VR Cap.**


POWER-ON Switch





CIR






INTERNAL KEYBOARD STRIP SET









<http://laptop-motherboard-schematic.blogspot.com/>

