


R22 SYSTEM DIAGRAM



01



SMBUS TABLE		
SB--SCL0/SD0	Clock gen/Robson/TV tuner /DDR2/DDR2 thermal/Accelerometer	+3V
	epress card	
	wlan Card	+3VS5
EC--SCL/SD	Battery charge/discharge	+3VPCU
EC--SCL2/SD2	VGA thermal/system thermal	+3V

PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
Block Diagram		
Date: Wednesday, September 15, 2010 Sheet 1 of 43		

Use internal CLK GEN





NB5/RD2

PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number Clock Generator	Rev 1A
Date: Wednesday, September 15, 2010 Sheet 2 of 43		








SO-DIMM BYPASS PLACEMENT :



Place these Caps near So-Dimm1.

No Vias Between the Trace of PIN to CAP.

DE-COUPLING FOR DIMM1(ONE CAP PER POWER PIN)





DE-COUPLING FOR DIMM1





PROJECT : R22
Quanta Computer Inc.



Size Custom	Document Number	Rev 1A
DDR3 SODIMMS: A/B CHANNEL		
Date: Wednesday, September 15, 2010 Sheet 6 of 43		



signals	RS880	RX880
HT_TXCALP	R430 301 ohm 1%	R430 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R434 301 ohm 1%	R434 1.21k ohm 1%
HT_RXCALN		



This block is for UMA only , DIS can remove all component



PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number RS880-HT LINK I/F 1/5	Rev 1A
Date: Wednesday, September 15, 2010 Sheet 8 of 43		

GFX_RX can remove
at next stage for MUXLESS

UMA can remove all GFX_TX CAP

To HDMI CONN

U208

PART 2 OF 6

PCIE I/F GFX


PCIE I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS880

RS880 Display Port Support (muxed on GFX)


DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1






NB5/RD2

PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number RS880-PCIE I/F 2/5	Rev 1A
Date: Wednesday, September 15, 2010 Sheet 9 of 43		



MUXLESS need add PLL power for LVDS



STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.

RS880M	
1 Disable	
0 Enable	



RS880M: Enables Side port memory

RS880M:HSYNC#

Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available
0 = Memory Side port available
Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]



For external EEPROM Debug only



RS780/RX780





PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	RS880-SYSTEM I/F 3/5	
Date: Wednesday, September 15, 2010	Sheet 10 of 43	

RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLT18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVD18	+1.8V	VDDLT33	NC




PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number RS880-POWER5/5
----------------	--

	Re
--	----

Date: Wednesday, September 15, 2010 Sheet 11 of 43



To RS880

PCI EXPRESS INTERFACES

Part 1 of 5

PCI INTERFACE

LPC

CPU


RTC

All the PCI bus has
build-in Pull-UP/Down
resistors

DB to SI Change C673,C675 to 33P


DB to SI CN27 Change PN
PN : DFWF02MS022
Footprint : 50273-0027N-001-2P-L

All RP resistor need within 0.5" of SB



Support BAC0, remove R465
and U6508 add R6601

```
INTRUDER_ALERT# Left not connected (Southbridge
has 50-kohm internal pull-up to VBAT).
```



PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number SB820-PCIE/PCI/CPU/LPC 1/4	Re :
Date: Wednesday, September 15, 2010 Sheet 12 of 43		




VDD - S/B CORE power



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need

REQUIRED STRAPS




REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)



AL17SZ17000	IC(5P) NL17SZ17DFT2G(SOT-353)	SOT-353
ALUC1G17000	IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5)	SOT23-5



PULL HIGH	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



PROJECT : R22
Quanta Computer Inc.



Size Custom	Document Number SB820-STRAPS
----------------	--


Rev
1A



MEM_ID[3:0]	Vendor	Type	Vendor P/N
0001	Samsung, E die	84*16-800MHz	K4W1G1646E-11C12
0001	Hynix- Vega die	84*16-800MHz	H5T1G03D3R-12C
0001	Samsung, E die	128*16-800MHz	K4W1G1646E-11C11
0011	Samsung- C die	128*16-800MHz	K4W2G1646C-11C12
0101	micron	128*16-800MHz	K4W2G1646C-11C12-25D
0101	Hynix- Vega die	64*16-800MHz	Reserved
0111	Samsung- E die	64*16-800MHz	K4W1G1646E-11C11
0111	Samsung- G die	64*16-800MHz	K4W1G1646E-11C11
1001	Hynix- Vega die	128*16-800MHz	Reserved
1001	Samsung, C die	128*16-800MHz	K4W2G1646C-11C11
1011			Reserved
1101			Reserved
1111			Reserved

MEM_ID[3:0]	31 Level BOM	H/W setting
0000	TBD	TBD
0001	TBD	TBD
0010	TBD	TBD
0011	TBD	TBD
0100	TBD	TBD






CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	
RSVD	GPIO2	RESERVED	0	
RSVD	GPIO8	RESERVED	0	
BIF_VGA_DIS	GPIO9	VGA ENABLED	0	
RSVD	GPIO21	RESERVED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1	
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0	
RSVD	H2SYNC	RESERVED	0	
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0	
AUD[0]	VSYS	SEE DATABOOK FOR DETAIL	0	
RSVD	GENERICC	RESERVED	0	

NOTE1: AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.

GPIO21 H2SYNC GENERICC GPIO8 GPIO2


Power Up/Down Sequence



Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




PROJECT : R22
Quantas Computer Inc.

Size Custom	Document Number SEYMOUR-XT GND / LVDS/ Straps	Rev 1A
Date: Wednesday, September 15, 2010	Sheet 19	of 43




SI:change BAC0 circuit for AMD recommand






22	VMA_ODT0	VMA_ODT0
22	VMA_ODT1	VMA_ODT1
22	VMA_RAS0#	VMA_RAS0#
22	VMA_RAS1#	VMA_RAS1#
22	VMA_CAS0#	VMA_CAS0#
22	VMA_CAS1#	VMA_CAS1#
22	VMA_WE0#	VMA_WE0#
22	VMA_WE1#	VMA_WE1#
22	VMA_CS0#	VMA_CS0#
22	VMA_CS1#	VMA_CS1#
22	VMA_CKE0	VMA_CKE0
22	VMA_CKE1	VMA_CKE1
22	VMA_CLK0	VMA_CLK0
22	VMA_CLK0#	VMA_CLK0#
22	VMA_CLK1	VMA_CLK1
22	VMA_CLK1#	VMA_CLK1#
22	VMA_WDQS[7..0]	VMA_WDQS[7..0]
22	VMA_RDQS[7..0]	VMA_RDQS[7..0]
22	VMA_DM[7..0]	VMA_DM[7..0]
22	VMA_DQ[63..0]	VMA_DQ[63..0]
22	VMA_MA[13..0]	VMA_MA[13..0]
22	VMA_BA0	VMA_BA0
22	VMA_BA1	VMA_BA1
22	VMA_BA2	VMA_BA2

support 16bit
VRAM (64M X 16)





VMA_DQ0	K27	DQA_0	MAA_0	K17	VMA_MA0
VMA_DQ1	J29	DQA_1	MAA_1	J20	VMA_MA1
VMA_DQ2	H30	DQA_2	MAA_2	H23	VMA_MA2
VMA_DQ3	H32	DQA_3	MAA_3	G23	VMA_MA3
VMA_DQ4	G29	DQA_4	MAA_4	G24	VMA_MA4
VMA_DQ5	F28	DQA_5	MAA_5	H24	VMA_MA5
VMA_DQ6	F32	DQA_6	MAA_6	J19	VMA_MA6
VMA_DQ7	F30	DQA_7	MAA_7	K19	VMA_MA7
VMA_DQ8	C30	DQA_8	MAA_8	K14	VMA_MA8
VMA_DQ9	F27	DQA_9	MAA_9	J11	VMA_MA9
VMA_DQ10	A28	DQA_10	MAA_10	J13	VMA_MA10
VMA_DQ11	C28	DQA_11	MAA_11	H11	VMA_MA11
VMA_DQ12	E27	DQA_12	MAA_12	G11	VMA_MA12
VMA_DQ13	D26	DQA_13	MAA_13/BA0	J16	VMA_BA0
VMA_DQ14	D26	DQA_14	MAA_14/BA0	L15	VMA_BA1
VMA_DQ15	F25	DQA_15	MAA_15/BA1		
VMA_DQ16	A25	DQA_16		E32	VMA_DM0
VMA_DQ17	C25	DQA_17	DQMA_0	E30	VMA_DM1
VMA_DQ18	E25	DQA_18	DQMA_1	A21	VMA_DM2
VMA_DQ19	D24	DQA_19	DQMA_2	C21	VMA_DM3
VMA_DQ20	E23	DQA_20	DQMA_3	E13	VMA_DM4
VMA_DQ21	F23	DQA_21	DQMA_4	D12	VMA_DM5
VMA_DQ22	D22	DQA_22	DQMA_5	E3	VMA_DM6
VMA_DQ23	F21	DQA_23	DQMA_6	F4	VMA_DM7
VMA_DQ24	E21	DQA_24	DQMA_7		
VMA_DQ25	D20	DQA_25		H28	VMA_RD0S0
VMA_DQ26	F19	DQA_26	RDQSA_0	C27	VMA_RDQ0S1
VMA_DQ27	A19	DQA_27	RDQSA_1	A23	VMA_RDQ0S2
VMA_DQ28	D18	DQA_28	RDQSA_2	E19	VMA_RDQ0S3
VMA_DQ29	F17	DQA_29	RDQSA_3	F15	VMA_RDQ0S4
VMA_DQ30	A17	DQA_30	RDQSA_4	D10	VMA_RDQ0S5
VMA_DQ31	C17	DQA_31	RDQSA_5	D6	VMA_RDQ0S6
VMA_DQ32	E17	DQA_32	RDQSA_6	G5	VMA_RDQ0S7
VMA_DQ33	D16	DQA_33	RDQSA_7		
VMA_DQ34	F15	DQA_34			
VMA_DQ35	A15	DQA_35	WDQSA_0	H27	VMA_WDQ0S0
VMA_DQ36	D14	DQA_36	WDQSA_1	A27	VMA_WDQ0S1
VMA_DQ37	F13	DQA_37	WDQSA_2	C23	VMA_WDQ0S2
VMA_DQ38	A13	DQA_38	WDQSA_3	C19	VMA_WDQ0S3
VMA_DQ39	C13	DQA_39	WDQSA_4	C15	VMA_WDQ0S4
VMA_DQ40	E11	DQA_40	WDQSA_5	E9	VMA_WDQ0S5
VMA_DQ41	A11	DQA_41	WDQSA_6	C5	VMA_WDQ0S6
VMA_DQ42	C11	DQA_42	WDQSA_7	H4	VMA_WDQ0S7
VMA_DQ43	F11	DQA_43			
VMA_DQ44	A9	DQA_44		L18	VMA_ODT0
VMA_DQ45	C9	DQA_45	ODTA0	K16	VMA_ODT1
VMA_DQ46	E9	DQA_46	ODTA1		
VMA_DQ47	D8	DQA_47	CLKA0	H26	VMA_CLK0
VMA_DQ48	F7	DQA_48	CLKA0B	H25	VMA_CLK0#
VMA_DQ49	A7	DQA_49			
VMA_DQ50	C7	DQA_50	CLKA1	G9	VMA_CLK1
VMA_DQ51	F7	DQA_51	CLKA1B	H9	VMA_CLK1#
VMA_DQ52	A5	DQA_52			
VMA_DQ53	E5	DQA_53		G22	VMA_RAS0#
VMA_DQ54	C3	DQA_54	RASA0B	G17	VMA_RAS1#
VMA_DQ55	E1	DQA_55	RASA1B		
VMA_DQ56	G7	DQA_56	CSA0B	G19	VMA_CAS0#
VMA_DQ57	G6	DQA_57	CSA1B	G16	VMA_CAS1#
VMA_DQ58	G1	DQA_58			
VMA_DQ59	G3	DQA_59		H22	VMA_CS0#
VMA_DQ60	J6	DQA_60	CSA0B_0	J22	
VMA_DQ61	J1	DQA_61	CSA0B_1		
VMA_DQ62	J3	DQA_62		G13	VMA_CS1#
VMA_DQ63	J5	DQA_63	CSA1B_0	A13	
			CSA1B_1		
	K26	MVREFDA	CKEA0	K20	VMA_CKE0
	J26	MVREFSA	CKEA1	J17	VMA_CKE1
	J25	MEM_CALRNO	WEA0B	G25	VMA_WE0#
	K27	NC/TESTEN#2	WEA1B	H10	VMA_WE1#
	J28	MEM_CALRP1/DPC_CALR	PX_EN	AB16	
	K25	MEM_CALRP0	RSVD#3	G20	VMA_MA13
	L10	DRAM_RST			
	K8	CLKTESTA			
	L7	CLKTESTB			






SI , change to two diode



CN2 Change PN DFHS40FS036

Reserve for EMI





PROJECT : R22
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN	1A
Date: Wednesday, September 15, 2010 Sheet 23 of 43		

NB5/RD2

CRT PORT

R20 for UAM & MUXLESS use 140 ohm
for DIS use 150 ohm (AMD)




UMA/DISCRETE select for HDMI

From RS880M


for Layout
concern
,placement close
north bridge

9	C_PEG_TX15	C_PEG_TX15	C625	0.1U/10V_4	TX2 HDMI-L
9	C_PEG_TX#15	C_PEG_TX#15	C626	0.1U/10V_4	TX2 HDMI+L
9	C_PEG_TX14	C_PEG_TX14	C623	0.1U/10V_4	TX1 HDMI-L
9	C_PEG_TX#14	C_PEG_TX#14	C624	0.1U/10V_4	TX1 HDMI+L
9	C_PEG_TX#13	C_PEG_TX#13	C620	0.1U/10V_4	TX0 HDMI-L
9	C_PEG_TX13	C_PEG_TX13	C622	0.1U/10V_4	TX0 HDMI+L
9	C_PEG_TX#12	C_PEG_TX#12	C615	0.1U/10V_4	TXC HDMI-L
9	C_PEG_TX12	C_PEG_TX12	C617	0.1U/10V_4	TXC HDMI+L




Close to HDMI Connector


HDMI HPD SENSE





HDMI Connector



Add for EMI debug




Need add nearby HDMI CONN




hdmi-100042mr019s172z1-19p-v

UMA HDMI I2C SELECT

Close to HDMI Connector

PROJECT : R22
Quanta Computer Inc.


Size Custom	Document Number HDMI	Rev 1A
Date: Wednesday, September 15, 2010	Sheet 25	of 43



3,5,6,7,10,11,12,13,14,15,16,20,23,24,25,26,28,29,30,31,32,33,38,39 +3V
+4.75VAVDD
5,20,23,24,25,28,29,31,33,39 +5V


Close to CODEC

Close to CODEC



TO Digital MIC


Close to CODEC



SI, check BIT_CLK_AUDIO
double pull low

Digital

Analog




Close to CODEC

Close to CODEC

TO Internal Speakers


Check layout
mount location

Close to CODEC




C10625 close C10629, and C10625
close chip

EMI Request

INT. SPEAKER



DB to SI : 9/14 for IDT recommend



DB to SI : Reverse For EMI & ESD




PROJECT : R22
Quanta Computer Inc.


Size Custom	Document Number Azalia 92HD80	Rev 1A
Date: Wednesday, September 15, 2010 Sheet 27 of 43		

BLUETOOTH

Reserve only




LEFT SIDE USBX2




AL000547005
IC OTHER(8P)G547E2P81U(MSOP8) - 2.5A

AL000547000
IC(8P) G547 (MSOP-8) - 2A


AL000545000
IC OTHER(8P) G545A2P8U(MSOP-8) - 2A



For layout routing



Right SIDE USBX1




PROJECT : R22
Quanta Computer Inc.


Size Custom	Document Number BT/USBX3/TP/HDD	Rev 1A
Date: Wednesday, September 15, 2010 Sheet 29 of 43		

TOUCH PAD CONN








To TOUCH
PAD SW board





SATA HDD CONNECTOR



ANT CONN





POWER BUTTON CONNECTOR






1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLD#
6. GND

KEYBOARD CONN




SATA CD-ROM




ANT CONN




Zero Power ODD circuit

High : ODD power on
Low : ODD power down








Enable Vari-bright
need pull low






MAX AKE38FP0Z00 2M byte
WINBOND AKE38FP0N01 SPI
EON AKE38ZA0Q00 BIOS
SOCKET DFHS08FS023



Platform model	GPIO42
SG/DIS	High
UMA	Low
TBD	Middle (1.5V)





Put close to EC side



Change D12, D16 to RB500
for current loss





Mini PCI-E Card 1



+5 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A






ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X


VFIXEN VID Codes


SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8




The schematic illustrates the power delivery network for the AMD GPU core. Key components include:






- Capacitors:** Various electrolytic and ceramic capacitors are used for decoupling and filtering, such as PC100 (1uF/6.3V), PC114 (1uF/6.3V), PC128 (10kF), PR128 (10kF), PC117 (0.1uF/25V), PC224 (2200P/50V), PC222 (0.1uF/25V), PC225 (4.7uF/25V), PC219 (4.7uF/25V), PC214 (0.1uF/25V), PL21 (UPB201212T-800Y-N), PL22 (PCMC104T-1R0MN/15A), PR203 (2.2k), PC215 (2200P/50V), PR205 (0.2/S), PC217 (380U/25V), PC216 (380U/25V), and PC221 (0.1uF/10V).
- Resistors:** Resistors are used for current sensing and voltage division, including PR134 (10kF), PR159 (7.5kF), PR131 (0.4), PR146 (10K), PR136 (0.4), PR137 (7.5kF), PR147 (15kF), PR132 (2kF), PC105 (100P/50V), PR126 (10kF), PR151 (10kF), PR133 (232kF), and PR135 (2kF).
- Diodes and Transistors:** Diodes like 8208RTBST1, 8208BST1, 8208RTD1, 8208RTD11, 8208RTFB3, and 8208RTD1 are used for protection and switching. Transistors include PD9 (*R8501V-40) and MOSFETs PQ52 (AON7410) and PQ50 (RJK0303D).
- Annotations:**
 - SI:change to +3V**: Indicated near the top left.
 - SI:pull high**: Indicated near the bottom left.
 - +VGACORE +/- 5%**, **Countinue current:10.5A**, **Peak current:11.5A**, **OCP minimum 16A**: Specifications for the VGA core power.
 - V_o=0.75(R1+R2)/R2**: A formula for calculating the output voltage based on resistor values R1 and R2.
 - RDson=5m ohm**: On-resistance specification for the MOSFET.
 - 600 mils**: Dimension indicating the length of a trace segment.





SI:change part number & footprint





PROJECT : R22
Quanta Computer Inc.

Size Custom	Document Number Power control	Rev 3A
Date: Wednesday, September 15, 2010 Sheet 41 of 43		

Power & Ground

Label	ACTIVE	Description	Control Signal
+VIN	S0, S3, S4, S5	AC ADAPTER (19V)	
+3VPCU	S0, S3, S4, S5	ALWAYS POWER (3V)	
+3V	S0		MAINON
+3VSUS	S0, S3		SUSON
+3VS5	S0, S3, S4, S5		S5_ON
+3VLAVCC	S0		LAN_POWER
+5VPCU	S0, S3, S4, S5	ALWAYS POWER (5V)	
+5V	S0		MAINON
+5V_VCC1			
+5VALW			
+10VALW			
+15VALW			
+1.8V	S0		+1.5_ON
+1.8VSUS	S0, S3		
+1.5V	S0		MAINON
+1.5VSUS	S0, S3	DDR CORE POWER	SUSON
+1.5VSUS_1			
+1.5V_VGA	S0	VGA , VRAM POWER	+1.5_ON
+1.2V	S0		VRON
+1.2VSUS	S0, S3		SUSON
+1.1V	S0	VDDPCIE - PCIE-E MAIN POWER	VRON
+1.1VS5	S0, S3, S4, S5	STANDBY POWER	S5_ON
+1.1V_DYN	S0	NB VDDC - CORE LOGIC POWER	DYN_PWR_EN
+1.05V	S0	HT POWER (1.05V)	VRON
+1.0V_VGA	S0	PARK DPX_VDD10 POWER	VRON
+2.5V	S0	CPU VDDA POWER	VR2.5_ON
+VCORE0	S0	CPU CORE POWER (?V)	VRON
+VCORE1	S0	CPU CORE POWER (?V)	VRON
+CPUVDDNB	S0	CPU VDDNB POWER	VRON
+0.75_DDR_VTT	S0	DDR COMMAND & CONTROL PULL UP POWER	SUSON
DDR_VTTREF	S0, S3	DDR REFERENCE POWER	SUSON
+VGA_CORE	S0	VGA CORE POWER	MAINON
+AVBAT	S0, S3, S4, S5	RTC & KBC POWER (3_3V)	

SMBUS

DEVICE	ADDRESS	BUS
CLOCK GENERATOR		
DDR3		
CPU THERMAL SENSOR		
CHARGER		

PCB STACK UP

LAYER 1 : TOP
LAYER 2 :GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

PCI DEVICES IRQ ROUTING

DEVICE	IDSEL #	REQ/GNT #	PCI_INT



PROJECT : R22
Quanta Computer Inc.