





TWH (15.6") Intel Huron River Platform Block Diagram

01






Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (GRAPHIC POWER)


9/4 all of these 22uF/6.3V capacitors are replaced by 10uF/6.3V in BOM



Sandy Bridge Processor (GND)



Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping


The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


(hh) TWH PEG bus is Lane Reversed




PROJECT : TWH
Quanta Computer Inc.

Size Custom	Document Number	Rev A
	Processor 4/4 (Ground)	
Date: Monday, November 15, 2010	Sheet 5 of 40	


Cougar Point (DMI, FDI, PM)




Cougar Point (LVDS, DDI)




PCH Pull-high/low(CLG)




**INT LVDS & CRT disable
(DIS only remove)**




INT HDMI disable (DIS only remove)




System PWR_OK(CLG)



DPWROK FOR DSW




07




HDD0 (SATA3 6.0Gb/s)

ODD (SATA1 1.5Gb/s)




PCH JTAG Debug(CLG)




PCH SPI ROM(CLG)

Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>0</td><td>SPI</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	0	SPI	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	0	SPI											
0	0	LPC											
GPIO19	Different from Calpella Boot BIOS Selection 0 [bit-0]	PWROK											
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)										
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm 4/29 modify										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K) 8/26 A-->B modify										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										

Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031




Cougar Point (GPIO,VSS_NCTF,RSVD)




Clock Gen Power OK (CLG)


3/26 DB del external clock generator.



MFG-TEST



GPIO Pull-up/Pull-down(CLG)



Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)
High = Enable

BIOS RECOVERY

High = Disable (Default)
Low = Enable

SV_SET_UP

High = Strong (Default)

TEST DETECT

Low = Default


BOARD ID SETTING

Board ID	ID0	ID1	ID2	ID3	ID4	ID5
LG	0=LG 1=CB					
UMA/Dis.						
15.6"/ 14"			0=QLH/TWH 1=QLC/SWH			
MDC						
Dobly					0=NO 1=YES	
Optiums						


0=UMA
1=Dis.

0=YES
1=NO

1=YES
0=NO



GFX Present




PROJECT : TWH
Quanta Computer Inc.

Size Custom
Document Number PCH 4/6 (GPIO)
Date: Monday, November 15, 2010


Rev A

Sheet 9 of 40

Cougar Point-M (POWER)






COUGAR POINT (POWER)



IBEX PEAK-M (GND)

IBEX PEAK-M (GND)







Remove M2 Solution (Intel 436996 Doc)




8/31 C513 FP changed from
 330U_2.5V_5.0x5.5ESR10m to 220U/6.3V_6x4.5ESR18
 11/13 delete C513

Place these Caps near So-Dimm0.




VREF DQ0 M1 Solution






Remove M2 Solution (Intel 436996 Doc)



For Discrete

11/10 add



For Discrete




Figure 3.20 Recommended Power On Sequencing Order




Figure 3.21 Recommended Power Off Sequencing Order

NVVDD Settling Time




Figure 3.12 NVVDD Settling Time

PEX_RST timing





Figure 3-18. PEX_RST_N Timing for GPU

Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
T_{FVPERL_G}	$T_{FVPERL_G} \geq 1\mu s$	
$T_{PERST_CLK_G}$	$T_{PERST_CLK_G} \geq 11T_{REF_CLK}$	





N12P AJ0N12P0T04


[15,16,37,38] +1.05V_GFX
[16,17,22,37,38] +3V_GFX



PROJECT : TWH
Quanta Computer Inc.

Size	Document Number	Rev
A3	DGPU 1/5 (PEG)	A
Date: Monday, November 15, 2010	Sheet 14 of 40	





10/8 remove 27M clock buffer circuit

VENTURA Function(N12E Only)

9/28
Nvidia announce - N12E no support Ventura
N12E only support Dual Core CPU (35W)


10/7
remove all ventura circuit

N11P-GS ES
Strap2 = 35K Pull High
ROM_CLK=15k Pull High

N11P-GS QS
Strap2 = 5K Pull down
ROM_CLK=15k Pull High

Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



Default: Hynix VRAM
4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1% (0402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]
35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1% (0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK		PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI		RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2		PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1		3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0		USER[3]	USER[2]	USER[1]	USER[0]


VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Reserved		
0001	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Qimonda	IDGH1G-04A1F1C-16X	PD 10K
0010	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Hynix	H5TQ1G63BFR-12C	PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB, 800MHz	Samsung	K4W1G1646E-HC12	PD 20K
0110		Reserved		
XXXX	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Hynix	H5TQ1G63AFR-14C	
XXXX	DDR3 64Mx16x8, 128bit, 1GB, 667MHz	Samsung	K4W1G1646D-EC12	


GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2 ^{11/13}
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL ^{11/13}
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

GFx SMBus Isolation



11/8 change for GPU temp detect




N12P AJ0N12P0T04

11/11 for N12E
11/12 short





PROJECT : TWH
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DGPU 4/5 (MIO/GPIO)	A
Date: Monday, November 15, 2010	Sheet 17 of 40	




N12P AJ0N12P0T04




N12P AJ0N12P0T04

N12P-GS (GB2-128) Stuff




N12E-GE : C395, C396, C397, C398, C399, C400, C401, C402, C403, C404, C405, C406, C407, C408, C409, C410, C411 stuff 0.1U/10V_4.
N12E-GE : C412 Stuff 47U/6.3V_8

N12E-GE (GB3-128) Stuff



[15] VMA_DQ[63..0]
[15] VMA_DM[7..0]
[15] VMA_WDQS[7..0]
[15] VMA_RDQS[7..0]

CHANNEL A: 256MB/512MB DDR3



Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1% (0402)

Fermi : Change to 160 ohm
1 : CS11602JB00 ,RES CHIP 160 1/16W +-5% (0402)
2 : CS11622PB07 ,RES CHIP 162 1/16W +-1% (0402)

Samsung 900MHz 1G AKD5LGHT500

[15,20,37,38] +1.5V_GFX




PROJECT : TWH
Quanta Computer Inc.

Size Custom	Document Number	Rev A
	DGPU Memory 1/2 (DDR3)	
Date: Monday, November 15, 2010	Sheet 19 of 40	






[15] VMC_DQ[63:0]
[15] VMC_DM[7:0]
[15] VMC_WDQS[7:0]
[15] VMC_RDQS[7:0]

CHANNEL B: 256MB/512MB DDR3





Samsung 900MHz 1G AKD5LGH500

USB Camera Connector




[2,6,7,8,9,10,12,13,14,22,23,24,25,26,27,28,29,34,36,37,39] +3V
[6,7,27,28,29,30,31] +3VPCU
[6,7,10,22,23,27,28,36] +5V
[30,31,32,33,34,35,36,37,38,40] +VIN






Internal Speaker



9/5 add de-pop circuit, add C1002, C1003, C1004 Q1005, Q1006, Q1007 R1007, R1008, R1009, R1010, R1011, R1012, R1013, R1014



10/5 change VB6



Date: Monday November 15 2010	Sheet 24 of 40
-------------------------------	----------------

Pin connection diagram for the CN4 connector of the CM3S-015 module. The diagram shows connections for pins 1 through 19. Pins 1-9 are marked with an 'X' and are not connected. Pins 10-19 are connected to various signals: MS-DAT1, MS-BS, 4IN1-GND2, SD-VCC, SD-CLK, SD-D0, SD-DAT0, XD-D2, XD-D3, XD-D4, SD-DAT1, XD-D5, XD-D6, 4IN1-GND1, XD-VCC, XD-CD-SW, SD-WP-SW, SD-CD-SW, SHIELD1-GND, SHIELD2-GND, SHIELD3-GND, and SHIELD4-GND. External components include a 3V3 regulator (R573) connected to +3V3CARD and a 33_4 resistor connected to MS_CLK and MS_CLK R.

HS1
*H-C315D110P2

HS2
*H-C315D110P2

HS3
*H-C236D110P2

HS4
*O-TWH-4

HS5
*H-tc472bc315d110p2

HS6
*H-C315D110P2

HS7
*H-tc472bc315d110p2

HL1
*H-C394D157P2

H5
*H-TS394BC315D110P2

H3
*H-TS394BC315D110P2

H4
*H-TS394BC315D110P2

H1
*H-tr315x295b394x295d110p2

H6
*O-TWH-2

H7
*H-C110D110N

H2
*H-C110D110N

H8
*O-TWH-3

H9

H10

System Pad(Top)

HC1	HC2	HC3	HC4	HG1	HG2	HG3
*H-TC276BC197D150P2	*H-TC276BC197D150P2	*H-TC276BC197D150P2	*H-TC276BC197D150P2	*H-TC276BC197D150P2	*H-TC276BC197D150P2	*H-TC276BC197D150P2




6BC197D150P2 HG1 *H-TC276BC197D150P2 HG2 *H-TC276BC197D150P2 HG3 *H-TC276BC197D150P2

9/6 delete MDC function
ND1,ND2



NP1 NP2 NS1 NL1
*H-C256D122P2 *H-C256D122P2 *H-C256D67P2 *H-C256D161P2

The figure shows four circuit diagrams, each representing a different probe connection. Each diagram consists of a blue circle with a smaller blue circle inside. A red line connects the bottom of the inner circle to a ground symbol. In the first diagram (NP1), the red line is on the left. In the second (NP2), it's on the right. In the third (NS1), it's on the left. In the fourth (NL1), it's on the right.

check ??



USB3.0 X 2/USB2.0 COMBO



USB 3.0

USB 3.0

10/5 Support flash

- MX25L512, MX25L512
- SST25VF512, SST25VF512
- EN25F05, EN25F10

cost down

[2,6,7,8,9,10,12,13,14,21,22,23,24,25,27,28,29,34,36,37,39]

[10,21,23,31,32,33,34,35,36,37,38,39,40]

[36]

[33] +


PROJECT : TWH
Quanta Computer Inc.

Size Custom	Document Number USB 3.0 Controller (TI_TUSB7320)	Rev. 0
Date: Monday, November 15, 2010		Sheet 26 of 40


**Mini Card
WLAN/BT(Optional)**

- 9/4
- 1.change net name "+MINIEC_5V" to "INT_BT_OFF#"
 - 2.add R1003, net name "INT_BT_OFF#"




EC debug pin




9/6 add "RF_PWR_OFF#" control from PCH




Avoid leakage issue



Support Wake Function(Reserve)



Mini Card Reset




LGE mini-pcie power status		
WLAN	Bluetooth	+3V_WLAN_
Radio-ON	Radio-ON	Power-ON
Radio-ON	Radio-OFF	Power-ON
Radio-OFF	Radio-ON	Power-ON
Radio-OFF	Radio-OFF	Power-OFF

For EMI Suggestion




LED Status



MDC Connector(Optional)



- 9/3 delete MDC function
R538, C570
CN15
C308, R192, R193, C307, C309, C306, C305
"ACZ_SDOUT_MDC"
"ACZ_SYNC_MDC"
"ACZ_SDIN1"
"ACZ_RST#_MDC"
"BIT_CLK_MDC"




- 9/4 Intel COMBO card control circuit
1.add R1001,R1002,Q1001
2.add net name"INT_BT_COMBO_EN#" -> "INT_BT_OFF#"




PROJECT : TWH
Quanta Computer Inc.

Size Custom	Document Number Audio Codec (Realtek_ALC269)	Rev A
Date: Monday, November 15, 2010		Sheet 27 of 40


Power Button Connector




CPU FAN



SATA HDD Connector




SATA ODD Connector



Touch Pad Connector

B-stage change footprint to BL121-12R-TAND-12P-L





BT Connector




8/31 delete BT function (USB)
delete CN20, net "BT_OFF#", "BLUELED", "USB8+", "USB8-"


Keyboard Connector








TOP DC_JACK
65W/90W









 NB5	PROJECT : TWH Quanta Computer Inc.		
	Size Custom	Document Number <Doc>	Rev A
	Date: Monday, November 15, 2010	Sheet 32 of 40	









VGA type	PQ17 PQ19 PQ16 PQ18	PR252
N12E peak 53.4A	POP (SMT)	1.37K
N12P peak 35.32A	NA (no SMT)	806 ohm (CS18062FB29)

Nvideo N12P

CNTRL1 GPIO6	CNTRL0 GPIO5	N11E-GE
0	0	0.9125V
0	1	0.8625V
1	0	0.8125V
1	1	N/A

PR230=180K PR232=49.9K PR226=681K
PR227=324K

CNTRL1	CNTRL0	N11E-GE
GPIO6	GPIO5	
0	0	1V
0	1	0.975V
1	0	0.825V
1	1	N/A

```
PR230=160K(CS41602FB00) PR232=49.9K
PR226=1.43M(CS51432FB10)
PR227=182K(CS41822FB18)
```

SI:load line $0.9\text{mV/A} \Rightarrow 0.14\text{mV/A}$

VDDA = 4.2V

