










R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM




PROJECT : R12
Quanta Computer Inc.



Vender	Part	Part Number	Part Description
ICS	ICS9LVS3197	AL003197000	IC OTHER(32P) ICS9LVS3197AKLFT(MLF)
Realtek	RTM890N-632	AL000890000	IC OTHER(32P) RTM890N-632-GRT(QFN)
Silego	SLG8LV595VTR	AL000595000	IC OTHER(32P)SLG8LV595VTR(QFN)


+1.05V <7,8,9,11,39>
 +1.5V <5,30>
 +3V <3,7,8,9,10,11,12,13,14,17,20,21,22,23,24,25,27,28,29,30,33,34,36>




PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Clock Gen(9LRS3197)	Rev 1A
Date: Sunday, September 19, 2010		Sheet 2 of 39


	DIS	UMA
Ra	NA	0 ohm
Rb	0 ohm	NA
Rc	0 ohm	NA




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



PROJECT : R12
Quanta Computer Inc.




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k $\pm$ 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



For Discrete only




```
CFG[ 1:0 ] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG
```





PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number PROCESSER 4/4 (GND)	Rev 1A
Date: Sunday, September 19, 2010		Sheet 6 of 39




	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1



is
res a
.2 k



Part	Part Number	Part Description
------	-------------	------------------




Socket DG008000031
EON - EN25F32-100HIP
AKE39FN0Q00 IC FLASH(8P) EN25F32-100HIP (SOIC)
WINBOND - W25Q32BVSSIG
AKE391P0N00 IC FLASH(8P) W25Q32BVSSIG(SOIC)






PROJECT : R12
Quanta Computer Inc.



Size Custom	Document Number PCH 1/5 (SATA,HDA,LPC)	Rev 1
Date: Sunday, September 19, 2010	Sheet 7 of 39	



PEG Clock detect (SG only)




IBEX PEAK-M (PCI-E, SMBUS, CLK)




<2,7,9,11,39> +1.05V
 <2,3,7,9,10,11,12,13,14,17,20,21,22,23,24,25,27,28,29,30,33,34,36> +3V

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)




ibexPeak-M_Rev1_0




R12 MB P/N	ID0	ID1	ID2	ID3	ID4	ID5
UMA						
31R12MB0000 (PIM)	0	0	0	0	0	0
31R12MB0010 (PDT)	0	0	0	0	0	0
Seymour XT						
Hynix 512						
31R12MB0020 (PIM)	1	0	0	0	0	0
31R12MB0030 (PDT)	1	0	0	0	0	0
Samsung 512						
31R12MB0040 (PIM)	1	0	0	0	0	0
31R12MB0050 (PDT)	1	0	0	0	0	0
Hynix 1G						
31R12MB0060 (PIM)	1	0	0	0	0	0
31R12MB0070 (PDT)	1	0	0	0	0	0
Samsung 1G						
31R12MB0080 (PIM)	1	0	0	0	0	0
31R12MB0090 (PDT)	1	0	0	0	0	0

Board ID	ID0 GPIO24	ID1 GPIO45	ID2 GPIO57	ID3 GPIO34	ID4 GPIO35	ID5 GPIO38
UMA	0=UMA 1=DIS.					
Reserve		0=No 1=Yes				
Reserve			0=No 1=Yes			
Reserve				0=No 1=Yes		
Reserve					0=No 1=Yes	
Reserve						0=No 1=Yes









8/25 SI for HW.


IBEX PEAK-M (GND)




ibexPeak-M_Rev1_0













Place these Caps near So-Dimm1.

Some Projects replace 10UF 0805 by 4.7UF 0603
 It can cost down 30%



EMI request





3V_DELAY

R79
*10K_4

TESTEN

Ra




R80
*10K_4


1.0V(125mV)

1.8V_VGA

1.8V_VDD

Seymour uninstall Ra to meet AF24 N/C






CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		

Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.



PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number Seymour GND / LVDS/ Straps	Rev 1A
Date: Sunday, September 19, 2010	Sheet 16 of 39	




8/25 SI for AM






-

Size Custom	Document Number Seymour_Power_and_NC
----------------	--










MAA_0	K17	VMA MA0
MAA_1	J20	VMA MA1
MAA_2	H23	VMA MA2
MAA_3	G23	VMA MA3
MAA_4	G24	VMA MA4
MAA_5	H19	VMA MA5
MAA_6	K19	VMA MA7
MAA_7	J14	VMA MA8
MAA_8	K14	VMA MA9
MAA_10	J13	VMA MA10
MAA_11	H11	VMA MA11
MAA_12	G11	VMA BA2
MAA_13/BA0	L16	VMA BA0
MAA_14/BA0	J15	VMA BA1
MAA_15/BA1		
DQMA_0	E32	VMA DM0
DQMA_1	E30	VMA DM1
DQMA_2	A21	VMA DM2
DQMA_3	C21	VMA DM3
DQMA_4	D13	VMA DM4
DQMA_5	F12	VMA DM5
DQMA_6	E3	VMA DM6
DQMA_7	F4	VMA DM7
RDQSA_0	H28	VMA RDQSA0
RDQSA_1	C27	VMA RDQSA1
RDQSA_2	A23	VMA RDQSA2
RDQSA_3	E19	VMA RDQSA3
RDQSA_4	A15	VMA RDQSA4
RDQSA_5	D10	VMA RDQSA5
RDQSA_6	D16	VMA RDQSA6
RDQSA_7	G5	VMA RDQSA7
WDQSA_0	H27	VMA WDQSA0
WDQSA_1	A27	VMA WDQSA1
WDQSA_2	C23	VMA WDQSA2
WDQSA_3	C19	VMA WDQSA3
WDQSA_4	C15	VMA WDQSA4
WDQSA_5	H9	VMA WDQSA5
WDQSA_6	C5	VMA WDQSA6
WDQSA_7	E4	VMA WDQSA7
ODTA0	L18	VMA ODT0
ODTA1	K16	VMA ODT1
CLKA0	H26	VMA CLK0
CLKA0	H25	VMA CLK0#
CLKA1	G9	VMA CLK1
CLKA1	H9	VMA CLK1#
RASA0	G22	VMA RAS0#
RAS1B	G17	VMA RAS1#
CASA0	G19	VMA CAS0#
CASA1B	G16	VMA CAS1#
CSA0B_0	H22	VMA CS0#
CSA0B_1	J22	
CSA1B_0	G13	VMA CS1#
CSA1B_1	K13	
CKEA0	K20	VMA CKE0
CKEA1	J17	VMA CKE1
WEA0	G25	VMA WE0#
WEA1B	H10	VMA WE1#
PX EN	AB16	PX EN
RSVD#2	G14	
RSVD#1	G20	VMA MA13





LID Switch

20





follow L4 location

USBP4- R44 0.4 USBP4- R


USBP4+ R46 0.4 USBP4+ R

change to +5VS5



PROJECT : R12
Quanta Computer Inc.

Signals		PDT	PIM	CHR
PC1	Ra	4.7K	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	4.7K	1.2K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	NC	4.7K
PC0	Rg	4.7K	4.7K	4.7K





Vender	Part	Part Number	Part Description
PDT	PS8101	AL008101000	IC OTHER(48P) PS8101QFN48GTR(QFN)
PIM	PI3VDP411LSRZBE	ALP411LS004	IC OTHER(48P) PI3VDP411LSRZBE(TQFN)
CHR	CH7318C	AL007318002	IC OTHER(48P) CH7318C-BF-TR(QFN)

9/16 : PIM: need use ALP411LS000 or ALP411LS004 for capella

CHR : need Na R1182, add R1027 for capella


For UMA HDMI function

21






EQUALIZATION SETTING
 PC1:PC0=0:0 8dB
 PC1:PC0=0:1 4dB Recommended
 PC1:PC0=1:0 12dB
 PC1:PC0=1:1 0dB

SCL2/SDA2 Low-level Input/output Voltage
 CFG1:CFG0=0:0 VIL:<0.4V VOL:0.6V (Default)
 CFG1:CFG0=0:1 VIL:<0.36V VOL:0.55V
 CFG1:CFG0=1:0 VIL:<0.44V VOL:0.65V
 CFG1:CFG0=1:1 VIL:<0.36V VOL:0.6V




8/25 SI for EMI reserve.




PROJECT : R12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDMI CONN	1A
Date: Sunday, September 19, 2010	Sheet 21 of 39	


CRT PORT




HOLE



CPU



VGA



PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Sunday, September 19, 2010		Sheet 22 of 39

FANPWR = 1.6VSET

30 MIL

+5V_FAN

U2

VIN VO

GND GND

/FON GND

VSET GND

GND GND

G991PV11

8 7 6 5

Gnd shape

4 3 2 1

G995 layout notice

+5V

R42

THERM_OVER#

10K_4

<29>

VFAN

5V

3

5

6

7

8

0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420


421

422

423

424

The diagram illustrates a bypass connection for the SATA RXN0 pin. A green oval highlights the area where the SATA RXN0 pin (pin 19) is connected directly to the SATA RXN0 pin of the SATA HDD (pin 19) instead of through the capacitor. The capacitor is labeled 'C674' and '0.01u/25V 4'. The SATA HDD is labeled 'SATA HDD(1ST)' and 'DFHS13FS022'. The SATA RXN0 pin is labeled 'SATA RXN0' and 'SATA_RXN0'. The SATA RXN0 pin is also connected to the SATA RXN0 pin of the SATA HDD (pin 19) through the capacitor. The SATA RXN0 pin is also connected to the SATA RXN0 pin of the SATA HDD (pin 19) through the capacitor. The SATA RXN0 pin is also connected to the SATA RXN0 pin of the SATA HDD (pin 19) through the capacitor.




The diagram shows a SATA connector (pins 1-19) connected to a SATA controller. The bypassing is achieved by connecting the ODD_EJECT# signal to the ODD_PRSTN# pin (pin 7) and the +5V_ODD signal to the ODD_EJECT# pin (pin 10). The bypassing capacitors (C492, C493, C500, C501) are connected to the SATA_TXP4, SATA_TXN4, SATA_RXM4, and SATA_RXP4 pins. The bypassing capacitors (R278, R279) are connected to the +5V_ODD and +5V signals.

Legend:

- SATA_TXP4 C**: SATA_TXP4 C
- SATA_TXN4 C**: SATA_TXN4 C
- SATA_RXM4 C**: SATA_RXM4 C
- SATA_RXP4 C**: SATA_RXP4 C
- 0.01u/25V 4**: 0.01u/25V 4
- 0.01u/25V 4**: 0.01u/25V 4
- 0.01u/25V 4**: 0.01u/25V 4
- 0.01u/25V 4**: 0.01u/25V 4
- 1K 4**: 1K 4
- 1K 4**: 1K 4
- +5V_ODD**: +5V_ODD
- +5V**: +5V
- 0.8**: 0.8

Connections:

- SATA_TXP4 C** to **0.01u/25V 4**
- SATA_TXN4 C** to **0.01u/25V 4**
- SATA_RXM4 C** to **0.01u/25V 4**
- SATA_RXP4 C** to **0.01u/25V 4**
- 0.01u/25V 4** to **SATA_TXP4 C**
- 0.01u/25V 4** to **SATA_TXN4 C**
- 0.01u/25V 4** to **SATA_RXM4 C**
- 0.01u/25V 4** to **SATA_RXP4 C**
- 1K 4** to **0.01u/25V 4**
- 1K 4** to **0.01u/25V 4**
- +5V_ODD** to **0.01u/25V 4**
- +5V** to **0.01u/25V 4**
- 0.8** to **0.01u/25V 4**



: ODD power down
 : ODD power on


<29> ODD_PD


+12V_ALW
 R277 330K_6
 AO3404 ID current 5.8A
 Q15 AO3404
 Q14 2N7002E
 Q38 2N7002E
 +5V_ODD
 R468 22_8
 C494 0.022uF/25V_4
 8/25 SI for H/W
 C495 0.1uF/10V_4




PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number HDD/ODD/FAN	R
Date: Sunday, September 19, 2010	Sheet 23 of 39	







BLUETOOTH



LEFT SIDE USBX2


change to AL000547005

26






PROJECT : R12
Quanta Computer Inc.


Size Custom	Document Number USB/BT/Audio Jack	Rev 1A
Date: Sunday, September 19, 2010		Sheet 26 of 39



Power trace Layout 寬度 > 60mil
> 60mil




Lan Con.





PROJECT : R12
Quanta Computer Inc.

Size Custom	Document Number RTL8165EH	Rev 1A
Date: Sunday, September 19, 2010		Sheet 27 of 39



POWER BOTTON CONNECT



KEYBOARD Con.




LED Con.





TOUCH PAD Con.

change to +3VSUS
close conn




To TOUCH PAD SW board









Mini PCI-E Card 1


WLAN













SG & Discrete Only



PROJECT : R12
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 (RT8207)	1A
Date: Sunday, September 19, 2010	Sheet 35 of 39	



SI:
M/E modify.



Place this ZVS close to Diode away +VIN

Place this ZVS close to
Ear-Ear away +VIN

Place this cap
close to EC

Place this cap
close to EC

	+VA	
	+VH28	<36>
	+VAD_1	<36>
	+3VPCU	<7,20,28,29,31>
	+5VPCU	<29,31>
	+BATCHG	



Size Custom	Document Number Charger (OZ8681)	Rev 1A
Date: Sunday, September 19, 2010	Sheet 37 of 39	

