


OP8 SYSTEM DIAGRAM



01


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : IN1
LAYER 3 : IN2
LAYER 4 : VCC
LAYER 5 : IN3
LAYER 6 : BOT



PROJECT : OP8
Quanta Computer Inc.

Size Custom Document Number Block Diagram Rev 1A
Date: Friday, March 20, 2009 Sheet 1 of 42





* default		
SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock




RES CHIP 130 1/16W +-1%(0402)L-F -->CS11302FB15
RES CHIP 158 1/16W +-1%(0402) -->CS11582FB00
RES CHIP 90.9 1/16W +-1%(0402) -->CS09092FB15
RES CHIP 82.5 1/16W +-1%(0402) -->CS08252FB11

- | Clock chip has internal serial terminations
- | for differential pairs, external resistors are reserved for debug purpose.














PROJECT : OP8
Quanta Computer Inc.








signals	RS880	RX880
HT_TXCALP	R430 301 ohm 1%	R430 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R434 301 ohm 1%	R434 1.21k ohm 1%
HT_RXCALN		

RES CHIP 1.21K 1/16W +-1%(0402)
P/N : CS21212FB18

RES CHIP 301 1/16W +-1%(0402)
P/N : CS13012FB14






PROJECT : OP8
Quanta Computer Inc.

Size
Custom

Document Number
RS740/RS780-PCIE I/F 2/5

Rev
1A

Date: Friday, March 20, 2009 Sheet 9 of 42




```
| Enables Debug Bus access  
| through memory T/O pads and GPIO.  
| 0 : Enable RS780 , Default  
| 1 : Disable RS780  
| (RS780 use VSYNC#)
```

RS780




```
Indicates if memory Side port
is available or not
0: available RS780 , Default
1: Not available RS780
( RS780 use HSYNC#)
```

RS780

For external EEPROM Debug only


RS780/RX780

MV change:



RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDL133	NC	NC



VDDHT - HT
LINK digital I/O for
RX780/RS780

+1.1V 2A for RS880M

VDDHTRX - HT
LINK RX I/O for
RX780/RS780

+1.1V VDDHTRX

VDDHTTX - HT
LINK TX I/O for
RX780/RS780

+1.2V 2A for RS780M+SB700

+1.8V 1A for RS780M+SB700

VDDA18PCIE -
PCIE TX stage
I/O for
RX780/RS780

VDD18 - RS780 I/O
transform

VDD18_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform

PART 5/6

POWER

VDDPCIE - PCIE-E Main power

VDDC - Core Logic power

VDD_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform

VDD33 - 3.3V I/O
Not applicable to RX780



PROJECT : OP8
Quantas Computer Inc.



PROJECT : OP8
Quanta Computer Inc.




SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB600

SATA1

SATA ODD

E-SATA




SB710
Part 2 of 5

SERIAL ATA

ATA 66/100/133

HW MONITOR

SATA PWR



IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

SIDE_PORT_ID1	SIDE_PORT_ID0	
0	0	Samsung
0	1	Qimonda
1	0	Hynix
1	1	no support side port





PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB700

NOTE:

R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

PLVDD_SATA--
SATA PLL
POWER

XTLVDD_SATA-- SATA
crystal power



+1.2V (1.2V @ 60mA)

+1.2V_PLLVDD_SATA


77mA

+3V (3.3V @ 1.2mA)

+3V_XTLVDD_SATA

1mA

Place near ball



Add for design



ID3	ID2	ID1	ID0	
0	0	0	0	OP8 UMA
0	0	0	1	OP9 UMA
0	0	1	0	OP8 Dis
0	0	1	1	OP9 Dis
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	




PROJECT : OP8
Quanta Computer Inc.

Size Custom Document Number SB700-ACPI/GPIO/USB 2/4 Rev 1A
Date: Friday, March 20, 2009 Sheet 14 of 42

NB5/RD2

PLACE ALL THE DECOUPLING CAPS ON
THIS SHEET CLOSE TO SB AS POSSIBLE.

15



PROJECT : OP8
Quanta Computer Inc.

Size Custom	Document Number SB700-PWR/DECOUPLING 4/4	Rev 1A
Date: Friday, March 20, 2009	Sheet 15 of 42	




OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.


16

It must ready
refofe RSMRST#

REQUIRED STRAPS




	PCI_CLK_TPM	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	IMC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT



TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC


DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)





AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5




PROJECT : OP8
Quanta Computer Inc.

Size Custom Document Number
SB700-STRAPS Rev 1A
Date: Friday, March 20, 2009 Sheet 16 of 42



SI Add

VGA Core	BPP
VGA Core	VDDC
+1.8V	PCIE_VDDR
+1.8V	PCIE_PVDD
+1.8V	VDDR1
3.3V_Delay	VDDR3


















MEN_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hylix	4*16-500MHZ	HP5716G3EPR-29L
0001	Samsung (E die)	4*16-500MHZ	K10G154QE-NC20
0010	Qimonda (Infineon)	4*16-500MHZ	TBD
0011			Reserved
0100			Reserved
0101			Reserved
0110			Reserved
0111			Reserved
1000			Reserved
1001			Reserved
1010			Reserved
1011			Reserved
1100			Reserved
1101			Reserved
1110			Reserved
1111			Reserved

	PWRCNTL1	PWRCNTL0	V-CORE
H	0	0	1.1V
M	0	1	1.0V
M	1	0	1.0V
L	1	1	0.9V

	BBEN	BBP
L	0	V-CORE
H	1	+1.8V





Strap Name	Pin	Straps description	Default Value
TX_PWRS_ENB	GPI00	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPI01	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPI02	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
STRAP_BIF_CLK_PM_EN	GPI08	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
BIOS_ROM_EN	GPI022	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUDIO[0]	VSYN		1
AUD(1)	HSYN	HSYN - HDMI_EN HDMI connector presence. 0 ?No HDMI connector is present on PCB 1 - HDMI connector is present on the PCB HDMI	1
VIP_DEVICE_STRAP_DIS	DAC2_VSY	If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
SMS_EN_HARD	DAC2_HSY		0
CCBYPASS	GENERIC		0

Memory Aperture size

GPIO9		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.





PROJECT : OP8
Quanta Computer Inc.

Size Custom	Document Number M7X/M8X_GND / LVDS/ Straps	Rev 1A
Date: Friday, March 20, 2009	Sheet 19 of 42	


VDD_CT -- Level translation between core and I/O, excluding memory receivers. 1.8 V $\pm$ 5%

PCIE_VDDR--PCI-E I/O power. 1.8 V $\pm$ 5%






support 1Gbit
VRAM (64M X 16)






MEMORY INTERFACE



SI Add GND from Check list

SI Add GND from Check list


Change MEMTEST to 240 1%
ohm to GND , AMD update








Size C	Document Number M92/VRAM_A0,A1	Rev 1A
Date: Friday, March 20, 2009	Sheet 22 of 42	

1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B



OPTION SIGNAL FROM NB to LVDS for UMA







OPTION SIGNAL FROM M92 to LVDS for discrete



SI Add for EMI




SI add U33, R524, C842 for Vari bright function



PROJECT : OP8
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	LCD CONN	
Date: Friday, March 20, 2009	Sheet 23 of 42	




UMA/DISCRETE select for HDMI


From RS780M

for Layout
concern
,placement close
north bridge


for Layout
concern
,placement close
HDMI conn




From M92-S2



for Layout
concern
,placement close
HDMI conn




HDMI HPD SENSE



UMA AND DISCRETE HDMI I2C SELECT


Close to HDMI Connector



Discrete DDC4 is 5V
tolerance, the MOSFET
level shifter no need
UMA DDC is 3V
tolerance, the MOSFET
level shifter is need


SI Change for DIS HDMI

HDMI PORT






PROJECT : OP8
Quanta Computer Inc.

Size Custom	Document Number HDMI	Rev 1A
Date: Friday, March 20, 2009	Sheet 25 of 42	




Audio JACK: Normal Open
SA_A# -->EXT HP
SA_B# -->EXT MIC
Sense_B -->INT MIC





PROJECT : OP8
Quanta Computer Inc.

Size Custom	Document Number Azalia 92HD75B2X5	Rev 1A
Date: Friday, March 20, 2009	Sheet 27 of 42	


BLUETOOTH




LEFT SIDE USBX1 and E-SATA/USB COMBO




RIGHT SIDE USBX2









SATA CD-ROM




SATA HDD








POWER BUTTON CONNECT



KEYBOARD PULL-UP



1. +3VPCU(LIDSWITCH PWR)
2. PWR_LED#
3. GND
4. NumLED
5. +5VPCU (PWRLED PWR)
6. WLSLED_ON#
7. WLSLED_OFF#
8. RF_SW#
9. LIDSWITCH
10. POWERON#



PROJECT : OP8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LED/KEYBOARD/SW_BOARD	1A
Date: Friday, March 20, 2009	Sheet 31 of 42	




```
SST AKE5GFK0Z09 1M byte
WINBOND AKE3GFP0N08 SPI
PME AKE3GZP0500 BIOS
EON AKE3GZP0Q00
```


PROJECT : OP8
Quanta Computer Inc.

Mini PCI-E Card 1 WLAN

33



DC/DC +3VPCU/+ 5VPCU/ +12VALW



Pin	Signal	Connections
27, 31, 32, 35, 36, 37, 38	+5VPCU	27, 31, 32, 35, 36, 37, 38
5, 12, 23, 27, 29, 31, 32, 36, 37, 38, 40	+3VPCU	5, 12, 23, 27, 29, 31, 32, 36, 37, 38, 40
13, 26, 29, 33, 35, 37, 39	+3VSUS	13, 26, 29, 33, 35, 37, 39
5, 7, 12, 13, 14, 15, 16, 39	+3VS5	5, 7, 12, 13, 14, 15, 16, 39
23, 29, 32, 39	+5VSUS	23, 29, 32, 39
5, 15, 20, 23, 24, 25, 27, 28, 29, 31, 32, 33, 35, 38, 39	+5V	5, 15, 20, 23, 24, 25, 27, 28, 29, 31, 32, 33, 35, 38, 39
30, 39	+3VLANVCC	30, 39

5 Volt +/- 5%

+5VPCU
C/C: 8A
P/C: 10A

TON: 5V / 3.3V
GND = 400 / 500KHz
REF = 400 / 300KHz
VCC = 200 / 300KHz

**Place these CAPs
close to FETs**

3.3 Volt +/- 5%

+3VPCU
C/C: 8A
P/C: 10A

$$V_{out} = 0.7(R_a + R_b)/R_b$$

Rb around 49.9k

$$I_{lim} * MOSFET(R_{DS(on)}) = V_{ILIM}(mV) / 10$$

$$V_{ILIM}(mV) = 5\mu A * R_{ILIM}$$

+12VALW is +15V power level

Please use +15VALW to prevent voltage rating issue

For EMI-SI

+5V
4.31A

S0 - S1

+5VSUS
4.5A

S0-S3

+3VS5
0.5A

60-65

+3VSUS
1.84A

22 22

+3V
6.76A

S0-S1


+LANVCC
0.27A

PROJECT : OP8
Quanta Computer Inc.


Size Custom	Document Number +5V/+3V(ISL6237)	Rev 1A
Date: Friday, March 20, 2009		Sheet 34 of 42

Rev
1A

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



Location	Value	Part Number
PR19	NC	
PR185	1K/F_4	CS21002FB24
PR139	NC	
PR204	0.001_2512	CS+001AGM13
PC12,PR17,PC4,PC7, PR3,PR24,PC6,PR7	NC	



Mode	Discharge Mode
V5IN	No discharge
VDDQ	Tracking discharge
Gnd	Non-tracking discharge

$$V_TRIP(mV)=R_TRIP(Kohm)*10(uA)$$

$$I_{OCP} = V_{trip} / R_{ds_on} + I_{Ripple} / 2$$

VDDQSET	VDDQ(V)	VTTREF and Vtt	Note
GND	2.5	V_ vddqsns/2	DDR
V5IN	1.8	V _vddqsns/2	DDR2
FB	adjustable	V_VDDQSNS/2	1.5V<VDDQ<3V

Discrete:SI4856
UMA:SI4800



PROJECT : OP8
Quanta Computer Inc.

Size Custom	Document Number 1.8VSUS/DDR_VTER/+1.8V/2.5V	Rev 1A
Date: Friday, March 20, 2009	Sheet 37 of 42	

ATI M92-S2

PWRCNTL1	PWRCNTL0	V-CORE
0	0	1.0V
0	1	0.95V
1	0	0.95V
1	1	0.9V

