




LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SVCC
LAYER 6 : IN3(High)
LAYER 7 : SGND2
LAYER 8 : Bottom

SP9 BLOCK DIAGRAM







Sandy Bridge Processor (DDR3)



Sandy Bridge_rPGA_Rev0p61
rpga989-47989-socket
DGG^9000014
IC SOCKET RPGA 989P(P1.0,M/H3.0)


Sandy Bridge_rPGA_Rev0p61
rpga989-47989-socket
DGG^9000014
IC SOCKET RPGA 989P(P1.0,M/H3.0)







Processor Strapping		The CFG signals have a default value of '1' if not terminated on the board.	
	1	0	
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training	

```
CFG[6:5] (PCIe Port Bifurcation Straps)
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```



06



07

[illegible]

6/7: change back to 33

[29] BIT_CLK_AUDIO $\leftarrow$ R424 33.4 ACZ_BCLK

[29] ACZ_SYNC_AUDIO $\leftarrow$ R425 33.4 ACZ_SYNC

[29] ACZ_RST#_AUDIO $\leftarrow$ R425 33.4 ACZ_RST#

[29] ACZ_SDOUT_AUDIO $\leftarrow$ R426 33.4 ACZ_SDOUT#

5/5: EMI reserve

C951

0.1U/10V_4

ACZ_SYNC

4/29: modify

PCH_JTAG_TMS
PCH_JTAG_TDI_R
PCH_JTAG_TDO_R
PCH_JTAG_TCK_R

7/18 SI modify

TP64
TP65

PCH SPI CS0#
PCH SPI CLK
PCH SPI SI
PCH SPI SO

R306 0.4
R320 0.4
R352 0.4
R356 0.4

C437 *22pF50V_4

TP58
TP66

PCH SPI1 CLK R
PCH SPI1 SI R
PCH SPI1 SO R

U23
CE# VDD
SCK SI
SI SO
HOLD#
WP#
VSS
SPI Flash Socket

R304 3.3K_4

C438 0.1u/10V_4

TP59

R361 3.3K_4

	PROJECT : SP9 (Huron River) Quanta Computer Inc.		
	Size	Document Number	Rev
	Custom	PCH 2/6 (SATA/HDA/SPI)	1A
NB5/RD2	Date: Tuesday, August 10, 2010	Sheet 7 of 49	

A30QMZ00T00
IC CTRL(989P)COUGARPOINT QMZ0P TOP B/S

PCH Strap Table







































Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR Different from Calpella	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>0</td><td>SPI LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	0	SPI LPC	
GNT1#	GNT0#	Boot Location								
1	0	SPI LPC								
GPIO19 Different from Calpella	Boot BIOS Selection 0 [bit-0]	PWROK								
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN						
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)							
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm 4/30 reserve.							
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V							
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)							
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)							
GPIO28 Different from Calpella	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)							
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable							

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

Cougar Point-M (PCI,USB,NVRAM)


Cougar Point-M (PCI-E, SMBUS, CLK)

PCI/USBOC# Pull-up(CLG)











Cougar Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)




3/26 DB del external clock generator.




Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
SP9 2D	0	0	0	0	0	0
SP9 3D	0	0	0	0	0	1

8/2 SI Modify



4/29 modify



PROJECT : SP9 (Huron River)


Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 4/6 (GPIO/MISC)	1A
Date: Tuesday, August 10, 2010		Sheet 9 of 49


COUGAR POINT (POWER) 7/29 SI Modify for CRT noise


[illegible]

IBEX PEAK-M (GND)




IBEX PEAK-M (GND)






7/18 : Del M2 solution


VREF DQ0 M2 Solution




Place these Caps near So-Dimm0.




VREF DQ0 M1 Solution






7/18 : Del M2 solution





VREF DQ1 M2 Solution



Place these Caps near So-Dimm1.

VREF DQ1 M1 Solution









reserver for
internal thermal

PV change for EC request [19.24]

5/20 add for AMD

PV Add CTF function.

3D support

3



the VREFG Divider and C

ASIC




3D support
eDisplay port

Mini-display port





Report


For CRT




27MHz + 100Mhz OSC Option



Ext EEPROM



Thermal Sensor




[2,6,7,8,9,10,12,13,14,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47]

[15,16,18,19,26,42]



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ATI M97(GND&Str&Ther)4/5	1A
Date: Tuesday, August 10, 2010	Sheet 17 of 49	





Straps




Table 3-34 ROM Configurations

Manufacturer	Part Number	Size	CONFIG[2:0]
Atmel	AT25F512	512 kbit	001
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
	AT25F4096	4 Mbit	011
ST Microelectronics	M25P05A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
	M25P80	8 Mbit	101
Silicon Storage Technology	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
	SST25VF040	4 Mbit	011
Winbond Electronics Corporation	W45B512	512 kbit	110
	W45B012	1 Mbit	111
YMC	Y25LF05	512 kbit	010
	SA25C020	2 Mbit	011
PMC	Pm25LV512	512 kbit	100
	Pm25LV010	1 Mbit	101

Default



Strap Name	Pin Straps Description	Default Value
TX_PWRS_ENB	GPI00 GPIO[1:0]:Recommend to pulling up for PICE setting. GPIO_0:PCIE full TX output swing	
TX_DEEMPH_EN	GPI01 GPIO_1:PCIE Transmitter DE-EMPHASIS enabled	
BIF_GEN2_EN	GPI02 GPIO_2:System is using PCIE GEN1 can be let it NC(ASIC internal pull down) if Gen2 just pull up for PCIE 5GT/s support. (0=PCIE GNE1,2.5GT/s ; 1=PCIE GNE2,5GT/s)	
STRAP_BIF_CLK_PM_EN	GPI08	
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPI09 GPI013 GPI012 GPI011	
BIOS_ROM_EN	GPI022 BIOS_ROM_EN(GPIO22)=1, then Config[2:0]=GPIO[13:12:11] defines the ROM type. (See table as below)	
AUDIO[0]	VSYN	
AUD(1)	HSYN	
VSYNC_DAC2	V2SYN	
HSYN_DAC2	H2SYN	
	GENERICC	




PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number VGA Core/+1.8VGFx/1.0VGFX	Rev 1A
Date: Tuesday, August 10, 2010	Sheet 19 of 49	



1GB GDDR5 : CHANNEL A-0 (64M x 16)



1GB GDDR5 : CHANNEL A-1 (64M x 16)



1GB GDDR5 : CHANNEL B-0 (64M x 16)






NBS/RDZ

PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size	Document Number	Rev
Custom	<Doc>	1A
Date: Tuesday, August 10, 2010		Sheet 22 of 49

1GB GDDR5 : CHANNEL B-1 (64M x 16)






SEL	FUNCTION(COM)
LOW	IN_B0 to A
HIGH	IN_B1 to A



SEL	FUNCTION(COM)
LOW	IN_B1 to A
HIGH	IN_B2 to A


SEL	FUNCTION
LOW	DGPU (AN to B1)
HIGH	IGPU (AN to B2)




FOR 17" SG ONLY






FOR UMA/SG








SEL	FUNCTION(COM)
LOW	nB1 to An
HIGH	nB2 to An







$$V_{out} = 1.25(1 + R1/R2)$$






CRT




for GPU



for CPU

Modify H5\H6, H11\H12\H13\H16\H17, H15 at 0506


SI ME change Footprint




7/18 SI Modify

FOR LAYOUT

SI for ME change footprint





SI add for PCH hole



HOLDS


	PROJECT : SP9 (Huron River) Quanta Computer Inc.		
	Size Custom	Document Number CRT/HDMI Conn	Rev 1A
	Date: Tuesday, August 10, 2010	Sheet 27	of 49
	NB5/RD2		






 PROJECT : SP9 (Huron River) Quanta Computer Inc.	Size Custom		Document Number Azalia 92HD80		Rev 1A	
	N85 / RD2		Date: Tuesday, August 10, 2010		Sheet 29 of 49	


SI change to TPA6130A2 and
modify sense circuit



7/18: SI Add



Pin 12: Low 38hex
Pin 12: unconnected/floating 3Ahex



SUBWOOFER

31

PV change R575 from 20K to 10K for HP request

SI add LDO for SUBWOOFER power

Change 4EQ to 2EQ

for PV

Sub-Woofer power

SI change type

for DB2

MV add R317

close to Connect

GAIN1	GAIN0	dB
0	0	20
0	1	26
1	0	32
1	1	36


+3V [2,6,7,8,9,10,12,13,14,17,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47]
 +5V_AVDD [29,30]
 +VIN [25,39,40,41,42,43,44,45,46,48]



NBS/RD2




PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
SUBWOOFER (EQ & AMP.)		
Date: Tuesday, August 10, 2010	Sheet 31	of 49



SATA CD-ROM


E-SATA




SATA HDD #1

SATA HDD #2

SI change pin define and footprint (the same AX)





SI change pin define and footprint (the same AX)





Bluetooth

Ext USB & Card Reader



Power Button



Touch Pad Button




Mini Display

35





FOR SG ONLY






PV Modify
change from non-stuff to stuff



8/5 SI modify




1. LEDVCC
2. LEDVCC
3. GND
4. GND


















PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
KB/LED/POWER CONN		
Date: Tuesday, August 10, 2010	Sheet 35	of 49


Thermal Shutdown



Adapter Type



GPIO41	
SI	1
PV	0



7/29 SI Modify for RF


5/13 modify from EC request




LED



Gnd shape






SI for external USB 3.0 48M

PV modify add pin 13 to GND, change pin11 to dummy

USB 3.0

Clock select signal	
USB3_0_CSEL	High = External 48Mhz Low = 24MHz X'tal

AT25F512A or AT25F512B (Atmel)
MX25L512 (Macronix)







NBS/RD2

PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number USB3.0	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 38 of 49





PROJECT : SP9 (Huron River)
Quantia Computer Inc.


Size Custom	Document Number	Rev 1A
	+1.05V/+1.8V (RT8204C)	
Date: Tuesday, August 10, 2010	Sheet 41 of 46	

Note: VID[0:5]=011000=0.95V VID[0:5]=011010=0.9V





8/3 SI modify




PROJECT : SP9 (Huron River)
Quantia Computer Inc.

Size Custom	Document Number DDR3 (RT8207)	Rev 1A
Date: Tuesday, August 10, 2010		

NB5/RD2


Sheet 44 of 46




TOP DC_JACK
65W/90W

For EMI test only no stuff


Do Not add test pad on BATDIS_G signal






2phase/3phase option		
	PR70, PR95 PR383	PR110, PR12 PR89, PC48
2phase	POP	NA
3Phase	NA	POP

UMA(Switchable)/Discrete Only option			
	PC336, PC340 PC343, PC337 PC342	PR427, PR433, PR430, PR431, PR423, PR435 PC338, PR424, PR428, PR432, PC339, PC341 PR425, PR426, PR429, PR420, PR422, PR380 PR399, PR421, PC352, PR417, PR418, PC354 PC419	PR434, PR436 PR378
UMA	POP	POP	NA
Discrete	Change to 0 ohm	NA	POP





Vender	Size	P/N
EON	128KB	
	512KB	AKE37ZN0Q01 (EN25F40-100HIP)
Winbond	128KB	AKE35FN0N00 (W25X10BVSNIG)
	512KB	AKE37FN0N01 (W25X40BVSSIG)
Socket		DG008000031