




MA8 BLOCK DIAGRAM

Merom / Crestline / ICH8-M





PROJECT : MA8
Quanta Computer Inc.





CPU Clock select

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100.00	100	33
0	0	1	133.33	100	33
0	1	1	166.66	100	33
0	1	0	200.00	100	33
0	0	0	266.66	100	33
1	0	0	333.33	100	33
1	1	0	400.00	100	33
1	1	1	200.00	100	33





GCLK_SEL = FCTSEL1

FCTSEL1 (PIN6)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96	DOT96#	SRC-1/LCDT_100	SRC-1#/LCDT_100
1 = External VGA	SRC-0	SRC-0#	27Mout-NSS	27Mout-SS




PROJECT : MA8
Quanta Computer Inc.





+VCC_CORE

U12C




<REV.NO. 0.5/REF.NO.19343>

Ivcc Max 52A

Ivccp Max 6A(VCCP supply before Vcc stable)

Max 2A(VCCP supply after Vcc stable)

Ivcca Max 130mA




+1.05V_VCCP

C335
330U/2V_7343


+1.5V

Layout Note:
Place C68, C64 near PIN B26.


Layout Note:
Route VCCSENSE and VSSSENSE
traces at 27.4ohms and length
matched to within 25 mil. Place PU
and PD within 2 inch of CPU.




PROJECT : MA8
Quanta Computer Inc.





PROJECT : MA8
Quanta Computer Inc.







PROJECT : MA8
Quanta Computer Inc.


08





All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin


Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port



DDRII A CHANNEL


+0.9V_DDR_VTT

Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.




DDRII B CHANNEL

+0.9V_DDR_VTT




(7,13) DDR_A_MA[0..13]

Please these resistor
closely DIMMA,all
trace length<750 mil.Please these resistor
closely DIMMB,all
trace length<750 mil.

DDR2 Thermal Sensor S0-DIMM 0 & 1


Uninstall




7	8
---	---



RTC




SB Strap






ICH8M Internal VR Enable Strap
(Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)

ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
--------------	---




ICH8M LAN100 SLP Strap
(Internal VR for VccLAN1.05 and VccCL1.05)



ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)
----------------	---




Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R430, R434, R199 & R200 should equal distance to the T split trace point as R428, R435, R195 & R204 respective. Basically, keep the same distance from T for all series termination resistors.



Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.




Layout Note:
Placement close SB L<2"




XOR Chain Entrance Strap

ICH_RSVD0	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1







PROJECT : MA8
Quanta Computer Inc.


Place TX DC blocking caps close ICH8.









PROJECT : MA8
Quanta Computer Inc.



Place these close to ICH8.




If no use internal LAN MAC connect LAN_RST# to PLTRST#
Use internal LAN MAC connect LAN_RST# to RSMRST# should go high no sooner than 10 ms after both VccLAN3_3 and VccLAN1_5 have reached their nominal voltages.




Board ID	ID3	ID2	ID1	ID0	Remark
1.Default(C-test)	1	1	1	1	
2.RSV	1	0	0	0	
3.RSV	1	0	0	1	
4.RSV	1	0	1	0	
5.RSV	1	0	1	1	
6.RSV	1	1	0	0	
7.RSV	1	1	0	1	
8.RSV	1	1	1	0	

I[GPIO20]-Integrated Pull-Down 20K.



PROJECT : MA8
Quanta Computer Inc.





A	B
---	---



BACKLIGHT CONTROL

(6) INT_LVDS_BLON

R408 1K_4

FPBACK

R409 100K_4

C485 47P/50V/NPO_4

Q31 PDC144EU

D24 SW1010CPT


R410 330K_4




+3.3V_ALW

MXLID# (29)

FPBACK# (16)

PROJECT : MA8 Quanta Computer Inc.			
Size A3	Document Number LVDS/LCD CONN/LID/WEB CAM	Rev 2A	
Date: Saturday, June 23, 2007	Sheet 18	of 44	






PARTS REFERENCE	RTL8101E	RTL8111B
R14 R15 R16 R17	ASM	NoASM


Note:


SP0	SD/MMC	MS	XD
SP1			XD CD#
SP2	SD WP		
SP3	SD CD#		
SP4		MS BS	XD D4
SP5			XD D5
SP6	SD DAT1	MS D1	XD D3
SP7	SD DAT0	MS D0	XD D6
SP8	SD DAT7	MS D2	XD D2
SP9		MS INS#	
SP10	SD DAT6	MS D3	XD D7
SP11	SD CLK	MS SCLK	XD D1
SP12	SD DAT5		XD D0
SP13	SD DAT4		XD WP#
SP14			XD R/B#
SP15	SD DAT3		XD WE#
SP16	SD DAT2		XD RE#
SP17			XD CE#
SP18			XD CLE
SP19			



7 IN1 CARD-READER (PUSH-PUSH)
Support MMC/SD/MS/xD/CF/SM Cards



SP0	R742	33 4	SM CD#	T23
SP1	R748	33 4	XD CD#	
SP2	R737	33 4	SD WP	
SP3	R753	33 4	SD CD#	
SP4	R744	33 4	XD D4	
SP5	R746	33 4	XD D5/MS BS	
SP6	R756	33 4	SD DAT1/XD D3/MS D1	
SP7	R745	33 4	SD DAT0/XD D6/MS D0	
SP8	R755	33 4	SD DAT7/XD D2/MS D2	
SP9	R754	33 4	MS INS#	
SP10	R752	33 4	MS D3/SD DAT6/XD D7	
SP11	R741	33 4	XD D1/SD CLK/MS SCLK	
SP12	R743	33 4	SD DAT5/XD D0	
SP13	R740	33 4	SD DAT4/XD WP#	
SP14	R747	33 4	XD R/B#	
SP15	R739	33 4	SD DAT3/XD WE#	
SP16	R751	33 4	SD DAT2/XD RE#	
SP17	R738	33 4	XD ALE	
SP18	R749	33 4	XD CE#	
SP19	R750	33 4	XD CLE	






EC A-05


For MDC Module





PROJECT : MA8
Quanta Computer Inc.


Size A3	Document Number MODEM(MDC)	Rev 2A
Date: Saturday, June 23, 2007	Sheet 24 of 44	








USB-0



USB-3


USB-1

USB-2




PROJECT : MA8
Quanta Computer Inc.


BLUETOOTH CONNECTOR




PROJECT : MA8
Quanta Computer Inc.




TOUCHPAD SWITCH CONN




EC A-16
EC B-04





KEYBOARD




LED INDICATOR




WIRELESS LED




30



EC A-18
SWITCH BOARD









EC B-16




PROJECT : MA8
Quanta Computer Inc.


Size A3 Document Number TP/KB/LED/SW. BOARD Rev 2A
Date: Saturday, June 23, 2007 Sheet 30 of 44


NEWCARD




THIS PAGE INTENTIONALLY LEFT BLANK









Maximum current: 10A
OCP:12A












Size	Document Number	Re
Custom	+1.5V	1A
Date:	Saturday, June 23, 2007	Sheet 38 of 44






PROJECT : MA8
Quanta Computer Inc.

Size	Document Number	Rev
B	+3V_S5/+5V_S5	1A
Date:	Saturday, June 23, 2007	Sheet 40 of 44


EC A-23 EC B-11

CPU SCREW HOLE




EC A-08

MINI PCI-E SCREW HOLE 2





MINI PCI-E SCREW HOLE 1



EC A-06


MDC SCREW HOLE



EC A-15

EC C-04

MODEM



PROJECT : MA8
Quanta Computer Inc.

A-test to B-test EC list

MA8 Schematic EC Tracking Record A (for A --> B) JAN. 22, 2007

EC #/Page/Description/Part Affected

EC A-01 /31/ Add C531 & U24 to prevent leakage of current.

EC A-02 /30/ Remove CN2,L27,R322,R323 to eliminate Finger Print function according to latest hardware spec. from customer.

EC A-03 /18/ Remove resistor array chip RN2-RN9(0 Ohm) for LVDS

EC A-04 /15/ Add pull high resistor R322(10K_4) to OC#7

EC A-05 /24/ Change MODEM from MOM(modem on motherboard) to MDC(modem daughter card).So replace whole page of SILICON SI3054+SI3080(MODEM) with MDC board to board Conn. schematic.
R494,R495,C532,C533,CN27 were added in this schematic.

EC A-06 /41/ Add MDC SCREW HOLE==>HOLE28,HOLE29.

EC A-07 /23/ Remove R464 & depop R459 to normalize VOLMUTE# function

EC A-08 /41/ Depop 2 MINI PCI-E SCREW HOLE ==>HOLE12,HOLE13.

EC A-09 /25&15/ Depop MiniCard connector 2 and related parts as following list CN25,R96,R97,Q30,R380,R381,R390,C451,C457,C473,C474,C483,C450,C458,C480,D23,C185,C186

EC A-10 /18/ Remove R76 & R350 which connect to INT_LVDS_EDIDDATA & INT_LVDS_EDIDCLK respectively.

EC A-11 /18/ Remove C432, add R504,R464,R496,R497 for camera function

EC A-12 /14/ Change RTC from rechargeable to NON rechargeable.So, disable charging circuit by depop Q7,R186,R187,R205,R206 & replace CN5(Wire type) by BT1(Socket type).

EC A-13 /09/ Replace L9 with R498 & add C534(CRT signal quality)

EC A-14 /23/ Change the value of C301 & C302 from 1U/10V/X5R_6 to 2.2U/6.3V/X5R_6 for internal MIC function. Add internal MIC shcematic including following parts,R499,C536,R501,C535,C538,R503,CN28,R519,R520,C537,U25.

EC A-15 /41/ Add HOLE30 for keyboard

EC A-16 /30/ Change touchpad from TM61~G307 to TM61~G372 for cost down reason. But reserve schematic of G307 ,so add R505-R518 for the convenience of making option between G307 & G372.

EC A-17 /20/ Remove D16-D18,C2,C5 and add R194 for cost down reason.

EC A-18 /30/ Add CN2 for switch board.

EC A-19 /09/ Connect Pin AH50 & AH51 of U17 to +VCC_PEG, depop C542,C468,L35

EC A-20 /20/ Change U1 from NS892405 to NS892404 for layout

EC A-21 /20/ Add C600 for better signal intergrity due to PCIE_TX6-/GLAN_TX- & PCIE_TX6+/GLAN_TX+ change refrence plane on MB.

EC A-22 /20/ Delete CHASSIS_GND which connect with RJ45 for ESD. Remove C1,C11,C303,C305

EC A-23 /41/ Change Hole6,Hole7,Hole8,Hole9 to non-PTH hole to improve ESD.

EC A-24 /19/ Change L10,L11,L12 to 0 Ohm, depop C161,C162,C163,C169,C170,C171 to improve CRT performance.

B-test to C-test EC list

MA8 Schematic EC Tracking Record B (for B --> C) MAR. 20, 2007
EC #/Page/Description/Part Affected

- EC B-01 /03/ Reverse pin define of CN17 for layout.
- EC B-02 /23/ Add R521(1K ohm) to pull down MIC_DET for no MIC sku
- EC B-03 /22/ Change the Y1, 12MHz (foot print: XTAL-3_2X2_5-2_3X1_9) to the big size (Y5: FSX-7B) for cost down reason.
- EC B-04 /30/ Remove R505-R518 which provide the option between TM61~G307 & TM61~G372 on B-test. C-test will use only TM61~G372.
- EC B-05 /03/ Stuff ITP resistor R7,R8,R12,R13,R29.
- EC B-06 /06/ R61,R62,R63 change to 0 Ohm for cost down.
- EC B-07 /22/ Change R737-R756 from 0ohm to 33ohm.
- EC B-08 /20/ Connect pin13-16 of CN13 to GND to improve ESD.
- EC B-09 /19/ Change L10,L11,L12 to BK1608HS600-T, pop up C161,C162,C163,C169,C170,C171 to improve EMI.
- EC B-10 /18/ Add C432(1000p) to +5V at pin32 of CN3.
- EC B-11 /41/ Connect Hole6-9 to GND to improve ESD.
- EC B-12 /23/ C282,C283,C284,C285 change from capacitor to varistor.
- EC B-13 /03/ Add varistor C539,C540,C541 in parallel to ITP_DBRESET#,H_RESET# & ITP_TRST# respectively.
- EC B-14 /23/ Add R316 & R317 both 0ohm resistor between analog GND plane and digital GND.
- EC B-15 /02/ Remove R104(GCLK_SEL) due to MA8 don't support external VGA
- EC B-16 /29/30/ Remove Q14,Q16 and change NUMLED#/CAPLED# to low active for cost down reason.
- EC B-17 /30/ Change PWRLLED schematic for cost down reason.

C-test to FAI EC list

MA8 Schematic EC Tracking Record C (for C --> FAI) June. 01, 2007

EC #/Page/Description/Part Affected

- EC C-01 /30/ Add D17 to discharge C543 when power off.So, D15 will not light up at the beginning of power turn on.
- EC C-02 /26/ Add pull high R256(4.7K) & R255(8.2K) separately to IDE_IRQ & IDE_DIORDY according to intel DSGL.
- EC C-03 /23/ Add C546,C547,C548 for ESD solution.
- EC C-04 /41/ Add Hole32.
- EC C-05 /39/ Add back PC70 for +VCC_CORE