





14" BY7D Brazos 2.0 Block Diagram

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : SVCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT







(6) S1CLK $\rightarrow$ RS803 $\rightarrow$ 10.4 $\rightarrow$ 6 $\rightarrow$ 74VHC00A115MA $\rightarrow$ 1 $\rightarrow$ APU_S1C

(34) 2ND_M1CLK $\rightarrow$ RS803 $\rightarrow$ 9.4 $\rightarrow$ 6 $\rightarrow$ 74VHC00A115MA $\rightarrow$ 1 $\rightarrow$ APU_S1C

PU 4.7K to +3VPU in EC

(6) SDA1A $\rightarrow$ RS806 $\rightarrow$ 10.4 $\rightarrow$ 3 $\rightarrow$ 74VHC00A115MA $\rightarrow$ 4 $\rightarrow$ APU_SD

(34) 2ND_M1DATA $\rightarrow$ RS806 $\rightarrow$ 9.4 $\rightarrow$ 3 $\rightarrow$ 74VHC00A115MA $\rightarrow$ 4 $\rightarrow$ APU_SD

PU 4.7K to +3VPU in EC

(8) APU_ALERT# $\rightarrow$ RS814 $\rightarrow$ 9.4 $\rightarrow$ APU_ALERT#

3V


APU

APU


HERT1002_DEBUG

<20110905_Lincan>
choose the 1k ohm

34) APU PROCHOT# VDDIO



(near CPU)




VFIX MODE		VID Override Circuit
SVC	SVD	Voltage Output
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V





APU_PCIE_RST# IS FOR PCIE DEVICES ON APU



SPI Shared Flash




W25Q32BVSSIG:AKE391P0N00
W25Q16BVSSIG:AKE38FP0N01
A-stage Socket: DG008000031 91960-0084L



BOARD ID SETTING


Board ID	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID9	ID10	ID11
UMA SKU	H	L									
VGA SKU											
ULU3											
ULU2		H	L								
UR3				H	L						
UR2											
W/O LAN					H	L					
W LAN											
W/O S&C						H	L				
W S&C											
W/O BT							H	L			
W BT											
W/O CEC								H	L		
W CEC											
W/O HDMI									H	L	
W HDMI											
W/O CRT										H	L
W CRT											
Metal/IMR											H
TEXTURE											
Seymour											
Thames											H





OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT


FCH POWER GOOD CIRCUIT




Quanta Computer Inc.

PROJECT :BY7D

Size	Document Number	Rev
	FCH 5/5(STRAP & PWRGD)	1A
Date:	Monday, March 18, 2012	Sheet 10 of 45



**Seymour Power-on sequence**


- 1 => +1V_GPU
- 2 => +3V_GPU
- 3 => +VGPU_CORE,+1.5V_GPU
- 4 => +1.8V_GPU


PEG

Intel platform: Lane0 ~ Lane15
 Brazos platform: Lane12 ~ Lane15
 Comal and Sabine platform: Lane8 ~Lane15


**Quanta Computer Inc.****PROJECT : BY7D**

Size	Document Number	Rev
	Seymour_M2/ PEG*16	1A
Date:	Wednesday, March 21, 2012	Sheet 13 of 45







DPE/DPF/LVDS



<VGA>



DDR3 Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 4	512MB	0	0	0	1
	K4W2G1646C-HC11 (128M*16,C-die)	AKD5MGWT500 * 4	1GB	0	1	0	1
	K4W2G1646E-HC11 (128M*16,E-die)	AKD5MGWT500 * 4	1GB	1	0	0	1
	K4W2G1646C-HC11 (128M*16)	AKD5MGWT500 * 8	2GB	1	1	0	1
AMD	23EY2387MC11 (64M*16)	AKD5EZWT700 * 4	512MB	0	0	1	0
	23EY4187MA11 (128M*16,A-die)	AKD5DZWT700 * 4	1GB	0	1	1	0
	23EY4187MB11 (128M*16,B-die)	TBD * 4	1GB	1	0	1	0
	23EY4187MA11 (128M*16)	AKD5DZWT700 * 8	2GB	1	1	1	0

CONFIGURATION STRAPS – SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWR_S_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select if GPIO22 = 0, defines memory aperture size if GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

System Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1

EEPROM




<VGA>

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames/Whistler/Seymour
a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10


DP/TMDS/LVDS Transmitter Power
0.935V@222mA per port






Quanta Computer Inc.



PROJECT : BY7D

Size	Document Number	Rev 1A
	Seymour_M2/ DP_Powers	
Date:	Wednesday, March 21, 2012	Sheet 18 of 45










Non-BACO design
(Brazos doesn't support Muxless Switch-able Graphics)

<SLC>





	R69	R62	R59	R53	R7
14566		V		V	
14600			V		
14617(with CB2)	V		V		
14617(no CB2)			V		V



14566/14600		
CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM for 14566
1	0	Pass-Through(USB) mode for 14600
1	1	pass-through(USB) with CDP Emulation for 14600

14617				
CB0	CB1	CB2	Status	
X	X	1	Force Apple 2A Charger Mode	
0	0	0	Autodetection charger mode	
0	1	0	Force-Dedicated Charger Mode	
1	0	0	USB Pass-Through Mode	
			Connect DP/DM to TDP/TDM	
			USB Pass-Through Mode with CDP	
1	1	0	Emulation.Auto connect DP/DM to TDP/TDM depending on CDP status	

USB 2.0 CONN RIGHT <U3B> <U2B>



USB CONN LEFT UP



<20111207_Lincan>
reserve for external USB port.








Figure 10 is a schematic diagram of the HDMI TXN and TXP signal paths. It shows three signal pairs: TXN1/TXP1, TXN2/TXP2, and TXN/TXP. Each pair consists of an external transmitter (EXT_HDMI_TXN/EXT_HDMI_TXP) and an internal transmitter (INT_HDMI_TXN/INT_HDMI_TXP). The signals pass through a series of resistors (R437, R438, R442, R445, R451, R455, R467, R468) and are then connected to the HDMI TXN and TXP pins. The internal transmitters are connected to the TXN and TXP pins through a series of resistors (R437, R438, R442, R445, R451, R455, R467, R468). The external transmitters are connected to the TXN and TXP pins through a series of resistors (R437, R438, R442, R445, R451, R455, R467, R468).

<Layout Note>
close to connector



HDMI_TXDN2	R73	*HMA@100_4	HDMI_TXDP2
HDMI_TXDN1	R74	*HMA@100_4	HDMI_TXDP1
HDMI_TXDN0	R75	*HMA@100_4	HDMI_TXDP0
HDMI_TXCN	R76	*HMA@100_4	HDMI_TXCP



ESD5			
HDMI_TXD1	1	10	HDMI_TXD1
HDMI_TXD2	2	9	HDMI_TXD2
DOCS/V	3	7	DOCS/V
HDMI_HPD_L	4	6	HDMI_HPD_L
HDMI@RLamp0504P			
ESD4			
HDMI_TXDPO	1	10	HDMI_TXDPO
HDMI_TXDNP	2	9	HDMI_TXDNP
DOCS/V	3	7	HDMI_TXDNP
HDMI_TXDNP	4	6	HDMI_TXDNP
HDMI@RLamp0504P			
ESD3			
HDMI_TXDNP1	1	10	HDMI_TXDNP1
HDMI_TXDNP2	2	9	HDMI_TXDNP2
DOCS/V	3	7	HDMI_TXDNP2
HDMI_TXDNP2	4	6	HDMI_TXDNP2
HDMI@RLamp0504P			

(4) INT_HDMI_ALUXIN

(14) DDCDATA_ALUXIN

R469 HMI8Q_4

R474 HMI8Q_4

R547 HMI8QKF_4

R548 HMI8QKF_4

+3V

DDC5V

HMI8FDV301N_200MAA

Q8

HDMI_SDI

(4) INT_HDMI_ALUXIP

(14) DDCCLK_ALUXIP

R470 HMI8Q_4

R475 HMI8Q_4

R577 HMI8QKF_4

R578 HMI8QKF_4

+3V

DDC5V

HMI8FDV301N_200MAA

Q9

HDMI_SCL

HDMI HPD SENSE


The schematic diagram illustrates the HDMI HPD SENSE circuit. It features two input signals, EXT_HDMI_HPD and INT_HDMI_HPD, which are connected through resistors R545 and R542, respectively, to the input of a buffer Q28 (HA8ME2N7002E_200MA). The output of Q28 is connected to the input of another buffer Q27 (HA8ME2N7002E_200MA). The output of Q27 is connected to the HDMI DET R pin, which is also connected to a resistor R282 (HA80_4) and a resistor R284 (HA80_4) to ground. The output of R282 is connected to the HDMI HPD L pin. The circuit is powered by +3V and ground.

Figure 1: Schematic diagram of the U9014 module. The diagram shows the internal circuitry of the U9014 module, including the U9014 chip, various capacitors (C5270, C5280, CEC047K02), and the connection to the +3VPCU and +3VPCU pins. The U9014 chip has pins for VCC, GND, SCL, SDA, DDC1DA, DDC1CL, TEST1, TEST2, CEC OUT, CEC IN, HPDET, and HPDET NC. The module also includes a CEC047K02 capacitor and a CEC047K02 capacitor. The diagram is labeled "0.013A (20mils)".

[illegible]

The top diagram shows the HDM1 SDA signal line connected to pin 6 of Q5022A, which is connected to the R5661 resistor. The bottom diagram shows the HDM1 SCL signal line connected to pin 3 of Q5022B, which is connected to the R5669 resistor. Both resistors are connected to the HDM1 CEC DDCDATA and HDM2 CEC DDCCLK signal lines.

[illegible]





PCIE_WAKE# Pull UP 10K to +3V_SS in FCH
PCIE_WAKE# (6,28)

SB SMBDATA1 LAN R104 *LAN@0 4 SMB_LAN_DAT (6.28)

SB SMBCLK1 LAN R105 *LAN@0 4 SMB_LAN_CLK (6.28)

<B3A_20120207>
 stuff C126,Q25,R164,R328,Q26
 unstuff R102

RJ45 <LAN> <LNG> <LN1>



LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED#	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
CKREQ# or CKREQ_G#	1	Normal function
	0	ATE test mode

Power on Strapping pin

LAN_ACTLED R110 LAN@5.1K/F 6

LAN_LINKLED# R111 LAN@5.1K/F 6



Quanta Computer Inc.
PROJECT : BY7D


Size	Document Number	Rev
	ATHEROS LAN (AR8152B)	1/
Date:	Wednesday, March 21, 2012	Sheet 26 of 45






External MIC <ADO> <EMC>

Internal Speaker

<ADO>	<EMC>
-------	-------








NBMD Power saving mode enable
1 : enable (default)
0 : disable


CTRL0 trace surround with GND

	SD	XD	MS
CTRL0	SDCLK	XDALE	MSBS
CTRL1	SDWP	XDCLE	MSCLK
CTRL2	SDCMD	XDRBD	
CTRL3	SDCDN	XDWRN	
CTRL4		XDRDN	MSINS

SD write protect enable
1 : decided by SDWP(default)
0 : SD always write-able



<Layout Note>
close to IC





PROJECT : BY7D

Size	Document Number CARD READER	Rev 1A
Date:	Wednesday, March 21, 2012	Sheet 29 of 45


SATA ODD [ODD]

http://adf.ly/3o8pJ

ODD Zero power [OZP]




SATA HDD [HDD]




Thermal Sensor <THC>

32



Thermal	dGPU Int Thermal
EC (M) 3ND_SMB	
EC (M) 3ND_SMB	dGPU int SMBUS
dGPU (M) SMB	dGPU int SMBUS

FAN Control <THC>




Quanta Computer Inc.

PROJECT : BY7D

THERMAL

Size Document Number Rev 1A

Date: Wednesday, March 21, 2012 Sheet 32 of 45



SMBUS	Devices	Address
1	Battery	
2	PCH SML1	
	3D Sensor	32H
	EC EEPROM	A0H
3	VGA Board Thermal Sensor	98H
	Touch Sensor	58H
	HDMI CEC	34H
	Light Sensor	52H

RF_EN R231 10K 4

SHBM=0: Enable shared memory with host BIOS

Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware

0.003A (20mils)

ADDRESS: A0H

BY6-A1A Del SPI ROM

RF LED+ RF LED- +5V +5V_S1


R247 R249

NAOAC@10K 4 AOAC@10K 4

SKU_STRAP_1(GPIO56)	SKU_STRAP_2(GPIO02)	SKU_STRAP_3(GPIO41)	SKU
0	0	0	Brazos UMA
0	0	1	Brazos DIS
0	1	0	COMAL UMA
0	1	1	COMAL DIS
1	0	0	Deccan UMA
1	0	1	Deccan DIS

LED <LED>


BATTERY



http://adf.ly/3o8pJ


35


POWER <LED>




LED P/N	Behavior	res
BEWY0007ZA0 (White/Amber)	power on: White LED bright sleep: Amber LED blink	R135: stuff 1.5K R137: stuff 1.2K
BEWH0051Z00 (White)	power on: White LED bright sleep: White LED blink	R135: unstuff R137: stuff 1.5K

ESD Protect <ESD>









PROJECT : BY7D

Date: Wednesday, March 21, 2012 Sheet 38 of 45

