

**POWER**

- AC/BATT CONNECTOR PG 51
- SYSTEM RESET CIRCUIT PG 40
- BATT CHARGER PG 41
- RUN POWER SW +3.3V\_SUS/+5V\_SUS +5V/+3.3V/+1.8V PG 50

**FAN & THERMAL** SMSC1422 PG 36

**CLOCK** SLG8SP585VTR (QFN-32) PG 15

**POWER**

- REGULATOR +1.5V\_SUS/+0.75V\_DDR\_VTT PG 43
- +1.05V\_PCH PG 45
- +1.05V\_VTT PG 44
- CPU VR PG 42
- DC/DC +3.3V\_ALW/+5V\_ALW/+15V\_ALW PG 46
- VGA Core PG 49

**Arrandale/Clarkfield** (rPGA 989) PG 3,4,5,6

**DDR3-SODIMM1** PG 13

**DDR3-SODIMM2** PG 14

Dual Channel DDR3 800/1066/1333 1.5V

**PCIEx16**

**nvidia N11P-GE/GT** PG 16,17,18,19,20

**DDR3 x 8 128Mx16x8** PG 21,22

**LVDS Switchable TS3DV421** PG 23

**LVDS**

**LVDS CONN** PG 23

**DP Switchable TS3DV421** PG 25

**DP**

**SN75DP120** PG 25

**DISPLAY CONN** PG 25

**HDMI Switchable TS3DV421** PG 24

**HDMI**

**SN75DP139RGZR** PG 24

**HDMI CONN** PG 23

**FDI**

**DMI X 4**

**SATA-ODD** PG 33

**SATA**

**SATA-HDD & Fall Sensor** PG 33

**SATA**

**SN75LVCP412** PG 32

**SATA**

**SATA Combo h USB CONN** PG 32

**USB2.0**

**USB CONN x 2** PG 39

**LAN** RTL8111E-GR/RJ45/Transformer PG 31

**PCIEx1**

**PCIEx1**

**Card Reader** JMB389A PG 26

**8 in 1 CONN** PG 26

**PCIEx2**

**MINI-CARD WLAN** PG 29

**MINI-CARD WWAN/TV Tuner** PG 30

**SIM Card CONN** PG 30

**TV CONN** PG 31

**Bluetooth CONN** PG 29

**Camera + D-MIC** PG 23

**AUDIO Code ALC665** PG 37

**Main SPK MAX9736AEJ+** PG 38

**Subwoofer MAX9736AEJ+** PG 38

**Audio SPK CONN** PG 38

**Audio SPK CONN** PG 38

**USER INTERFACE**

**PCH** PG 7,8,9,10,11,12

**FLASH 8Mbytes** PG 28

**Keyboard** PG 34

**FLASH 1Mbytes** PG 28

**Touchpad** PG 34

**KBC ITE8502** PG 27

**LPC**

**SPI**

**PS/2**

**17X8**

**QUANTA COMPUTER**

Title Schematic Block Diagram1


Size Document Number

| PAGE  | DESCRIPTION             |
|-------|-------------------------|
| 1     | Schematic Block Diagram |
| 2     | Front Page              |
| 3-6   | Clarksfield/Auburndale  |
| 7-12  | PCH                     |
| 13-14 | DDRIII SO-DIMM(204P)    |
| 15    | Clock Generator         |
| 16-22 | N11P-GE                 |
| 23    | LCD CONN                |
| 24    | HDMI CONN               |
| 25    | MINI DP CONN            |
| 26    | Card Reader (JMB389)    |
| 27    | SIO (ITE8502)           |
| 28    | FLASH / RTC             |
| 29    | MINI-Card (WLANIWPAN)   |
| 30    | MINI-Card (WWAN)        |
| 31    | LAN(RTL8111EL/RJ-45)    |
| 32    | Right PUSB/ESATA        |
| 33    | SATA (HDD & ODD)        |
| 34    | TP / KEYBOARD           |
| 35    | SWITCH / LED / T-Screen |
| 36    | FAN / THERMAL           |
| 37    | Azelia CODEC            |
| 38    | AUDIO AMP               |
| 39    | Left USB/MMB CONN       |
| 40    | System Reset Circuit    |
| 41    | Charger (ISL88731)      |
| 42    | CPU CORE(ADP3212)       |
| 43    | 1.5_DDR/0.75(RT8207A)   |
| 44    | 1.05V_VTT(VT358)        |
| 45    | 1.05V_PCH(VT356)        |
| 46    | 3V/5V (TPS51427A)       |
| 47    | GFX_CORE(ADP3211)       |
| 48    | 1.8V_RUN(HPA00835RTER)  |
| 49    | VGA_N11P-dGFX(MAX17007) |
| 50    | Run Power Switch        |
| 51    | DCin & Batt             |
| 52    | PAD & SCREW             |
| 53    | SMBUS BLOCK             |
| 54    | THERMAL MAP             |
| 55    | Power Block Diagram     |
| 56    | Power sequence Block    |
| 57    |                         |
| 58    |                         |
| 59    |                         |
| 60    |                         |

| POWER PLANE    | VOLTAGE      | PAGE                                                                                  | DESCRIPTION         | CONTROL SIGNAL        | ACTIVE IN |
|----------------|--------------|---------------------------------------------------------------------------------------|---------------------|-----------------------|-----------|
| +PWR_SRC       | 10V~+19V     | 24,30,45,46,47,48,49,50,51                                                            | MAIN POWER          |                       | S0~S5     |
| +RTC_CELL      | +3.0V~+3.3V  | 08,11,29,30                                                                           | RTC                 |                       | S0~S5     |
| +5V_ALW2       | +5V          | 37,46,52,53                                                                           | LARGE POWER         | MAIN POWER            | S0~S5     |
| +5V_ALW        | +5V          | 13,33,44,46,47,48,49,50,51,52                                                         | LARGE POWER         | ALW_ON                | S0~S5     |
| +3.3V_ALW      | +3.3V        | 29,30,35,36,37,42,44,45,46,47,51,52,53                                                | 8051 POWER          | 3.3V_ALW_ON           | S0~S5     |
| +5V_SUS        | +5V          | 11,33,34,37,51,52                                                                     | SLP_S5# CTRLD POWER | SUS_ON                |           |
| +3.3V_SUS      | +3.3V        | 07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52                              | SLP_S5# CTRLD POWER | SUS_ON                |           |
| +1.5V_SUS      | +1.5V        | 03,05,13,14,47,50,52                                                                  | SODIMM POWER        | SUS_ON                |           |
| +0.75V_DDR_VTT | +0.75V       | 13,14,47,52                                                                           | SODIMM POWER        | RUN_ON                |           |
| +5V_RUN        | +5V          | 11,18,24,25,35,36,38,39,40,51,52                                                      | SLP_S3# CTRLD POWER | RUN_ON                |           |
| +3.3V_RUN      | +3.3V        | 3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60 | SLP_S3# CTRLD POWER | RUN_ON                |           |
| +1.8V_RUN      | +1.8V        | 05,11,44,52                                                                           | SDVO POWER          | RUN_ON                |           |
| +1.8V_RUN_GFX  | +1.8V        | 17,18,21,22,44,52                                                                     | VGA POWER           | RUN_ON                |           |
| +1.5V_RUN      | +1.5V        | 11,18,19,20,28,31,32,52                                                               | VGA POWER           | RUN_ON                |           |
| +VCC_GFX_CORE  | +0.9V~+1.2V  | 18,21,50                                                                              | VGA POWER           | RUN_ON                |           |
| +1.05V_PCH     | +1.05V       | 08,09,11,15,48                                                                        | PCH POWER           | RUN_ON                |           |
| +VCC_CORE      | +0.7V~+1.77V | 05,51                                                                                 | CPU CORE POWER      | IMVP_VR_ON            |           |
| +LCDVCC        | +3.3V        | 24                                                                                    | LCD Power           | LCDVCC_TST_EN & ENVDD |           |
| +5V_MOD        | +5V          | 35                                                                                    | MOD Power           | MODC_EN               |           |
| +5V_HDD        | +5V          | 35                                                                                    | HDD Power           | HDDC_EN               |           |
| +1.1V_VTT      | +1.1V        | 03,05,10,11,49,60                                                                     | CPU POWER           | RUN_ON                |           |
| +1.1V_GFX_PCIE | +1.1V        | 18,50                                                                                 | VGA POWER           | GFX_ON                |           |

| GND PLANE                                                                               | PAGE | DESCRIPTION |
|-----------------------------------------------------------------------------------------|------|-------------|
|  GND | ALL  |             |
|                                                                                         |      |             |
|                                                                                         |      |             |
|                                                                                         |      |             |
|                                                                                         |      |             |
|                                                                                         |      |             |
|                                                                                         |      |             |
|                                                                                         |      |             |
|                                                                                         |      |             |




**AUBURNDALE/CLARKSFIELD PROCESSOR (CLK, MISC, JTAG)**




### Processor Pullups

SC(1.0V),P17:  
H\_PROCHOT#D  
use: pull to 68 ohm  
if it isn'tt used: pull to 50 ohm

SC(1.0V),P17:  
H\_CATERR#  
49.9-Ω ±1% Pull-Up to the VTT rail  
(+V1.1S\_VTT)



# AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




**AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)**







## IBEX PEAK-M (DMI, FDI, GPIO)



## IBEX PEAK-M (LVDS, DDI)



# IBEX PEAK-M (HDA, JTAG, SATA)



## IBEX PEAK-M (PCI,USB,NVRAM)

## IBEX PEAK-M (PCI-E,SMBUS,CLK)

PEG\_CLKREQ# RS92 10KΩ NC

Note:Place TX DC blocking caps close to PCH.

U498


90

PCI-E port 7/8 are not support in HM55 .  
They are only in PM 55

111

USB port 6/7 are not support in HM55  
They are only in PM 55


## PCI-E Clock Request



| Boot BIOS# | Boot BIOS Location |
|------------|--------------------|
| 0          | 0                  |
| 0          | 1                  |
| 1          | 0                  |
| 1          | 1                  |

CLKOUTFLEX3:  
EDS(V1.0) support 48MHz,  
33MHz and 14.31818MHz.CLKOUTFLEX[0..3]:  
P06 V1.1: 22 ohm series resistor is  
recommended (PCI & non PCI routing,  
single & double load)






## 25MHz Clock for DCI Function

QUANTA  
COMPUTER


File: IBEX PEAK-M 36

Size: Document Number: 046

Date: Friday, June 25, 2010 Sheet: 9 of 63




## Non-iAMT




Add Buffers as needed for Loading and fanout concerns.

# IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)



Layout Note:  
Place this resistors close to PCH

| DMI Termination Voltage |                                               |
|-------------------------|-----------------------------------------------|
| NV_CLE                  | Set to Vcc when LOW<br>Set to Vcc/2 when HIGH |



| Danbury Technology Enabled |                                |
|----------------------------|--------------------------------|
| NV_ALE                     | High = Enable<br>Low = Disable |



| A16 swap override Strap/Top-Block Swap Override jumper |                                                                           |
|--------------------------------------------------------|---------------------------------------------------------------------------|
| GNT3#                                                  | Low = A16 swap override/Top-Block Swap Override enabled<br>High = Default |



| Integrated Clock Chip Enable (Reserve to validate for future platforms) |                                                      |
|-------------------------------------------------------------------------|------------------------------------------------------|
| RSV_WOL_EN                                                              | Enable when sampled low<br>Disable when sampled high |

|           |                             |
|-----------|-----------------------------|
| SV_SET_UP | 1-X High = Strong (Default) |
|-----------|-----------------------------|


BMBUS#:(Intel feedback)  
Follow CRB checklist, 1k is for intel BIOS validation purpose.

BMBUS#:  
If not used, require a weak pull-up (8.2- K $\Omega$  to 10 k $\Omega$ ) to Vcc3.3.  
CRB(v1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.





|                          |                        |                |
|--------------------------|------------------------|----------------|
| Title<br>IBEX PEAK-M 4/6 |                        |                |
| Size                     | Document Number<br>CM6 | Rev<br>2B      |
| Date                     | Friday, June 25, 2010  | Sheet 10 of 63 |

### IBEX PEAK-M (POWER)





```
VCCME3_3:
EDS(V1.0)P84:supply for the Intel Management Engine.This is a separate power plane
that may or may not be powered in S3-S5 states.
This plane must be on in S0
and other times the Intel Management Engine is used.
```



|       |  |                         |  |                 |  |    |           |
|-------|--|-------------------------|--|-----------------|--|----|-----------|
| Title |  |                         |  | IBEX PEAK-M 5/6 |  |    |           |
| Size  |  | Document Number<br>GM6  |  |                 |  |    | Rev<br>2B |
| Date: |  | Thursday, June 24, 2010 |  | Sheet           |  | 11 | of 63     |

# IBEX PEAK-M (GND)





QUANTA

COMPUTER

Title

IBEX PEAK-M 6/6

Size

Document Number

GM6

Rev

28

Date:


Thursday, June 24, 2010

Sheet

12



of

63




DDR3-DIMM0\_H=5.2\_Standard


Place these Caps near So-Dimm0.



2.48A




| VREF_DQ | R203  | R207  | R247<br>(+DDR_VTTREF) |
|---------|-------|-------|-----------------------|
| M1      | Stuff | X     | X                     |
| M3      | X     | Stuff | X                     |




M1 VREF

S3 Power reduce



M3 VREF



**QUANTA COMPUTER**






Title: DDR3 DIMM-0


Size: Document Number GM6

Date: Friday, June 25, 2010




Sheet: 13 of 63

Rev: 2B





Add capacitor pads for improving WWAN.



| PIN 30       | CPU_0  | CPU_1  |
|--------------|--------|--------|
| 0(default)   | 133MHz | 133MHz |
| 1(0.7V-1.5V) | 100MHz | 100MHz |


CPU\_SEL:

SLG date sheet (V0.2) P15:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.  
Realtek date sheet (V1.2) P11:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.  
IDT date sheet (V0.7) P10:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.









|                                |                        |           |
|--------------------------------|------------------------|-----------|
| Title<br>Clock Generator       |                        |           |
| Size<br>GM6                    | Document Number<br>GM6 | Rev<br>2B |
| Date:<br>Friday, June 25, 2010 | Sheet<br>15            | of<br>63  |


PEX\_IOVDD+PEX\_IOVDDQ+PEX\_PLLVDD >2.2A





PCI EXPRESS








# GPU all PWROK



**QUANTA**  
COMPUTER

|                                  |                        |           |
|----------------------------------|------------------------|-----------|
| Title<br>VGA-N11P GE/GT(Display) |                        |           |
| Size<br>GM6                      | Document Number<br>GM6 | Rev<br>2B |
| Date<br>Friday, June 25, 2010    | Sheet<br>18            | of<br>63  |




|                 | Logical Strapping Bit3 | Logical Strapping Bit2 | Logical Strapping Bit1 | Logical Strapping Bit0 |      |
|-----------------|------------------------|------------------------|------------------------|------------------------|------|
| ROM_SO    NB10X | XCLK_417               | FB_0_BAR_SIZE          | SMB_ALT_ADDR           | VGA_DEVICE             | 0001 |
| ROM_SCLK        | PCI_DEVIDE[4]          | SUB_VENDOR             | SLOT_CLK_CFG           | PEX_PLL_EN_TERM        | X010 |
| ROM_SI          | RAMCFG[3]              | RAMCFG[2]              | RAMCFG[1]              | RAMCFG[0]              | XXXX |
| STRAP2          | PCI_DEVID[3]           | PCI_DEVID[2]           | PCI_DEVID[1]           | PCI_DEVID[0]           | XXXX |
| STRAP1          | 3GIO_PADCFG[3]         | 3GIO_PADCFG[2]         | 3GIO_PADCFG[1]         | 3GIO_PADCFG[0]         | 1110 |
| STRAP0          | USER[3]                | USER[2]                | USER[1]                | USER[0]                | 1111 |

| RAMCFG [3:0] | DESCRIPTION                  | Quanta PN(Q buy) | Quanta PN(W buy) | Vendor PN       |
|--------------|------------------------------|------------------|------------------|-----------------|
| 0x3(0011)    | 800MHz 512MB(64M*16) Samsung | AKDSLGGT502      | AKDSLGGT505      | K4W1G1646E-HC12 |
| 0x2(0010)    | 800MHz 512MB(64M*16) Hynix   | AKDSLZGTW00      | AKDSLZGTW03      | H5TQ1G63BFR-12C |
| 0x6(0110)    | 800MHz 1GB(128M*16) Hynix    | AKDSMGGTW00      | AKDSMGGTW03      | H5TQ2G63BFR-12C |
| 0x7(0111)    | 800MHz 1GB(128M*16) Samsung  | AKDSMGGT505      | AKDSMGGT505      | K4W2G1646C-HC12 |

ROM\_SI Strap Bit for RAM Mapping

|     | PU   | PD   |
|-----|------|------|
| 5K  | 1000 | 0000 |
| 10K | 1001 | 0001 |
| 15K | 1010 | 0010 |
| 20K | 1011 | 0011 |
| 25K | 1100 | 0100 |
| 30K | 1101 | 0101 |
| 35K | 1110 | 0110 |
| 45K | 1111 | 0111 |




|         | STRAP2 | ROM_SCLK |
|---------|--------|----------|
| N11P-GE | PD 10K | PU 15K   |
| N11P-GT | PD 15K | PU 15K   |


SUNSGUNG OR HYNIX

N11P-ES DevID is 0x0DFE, so pull up ROM\_SCLK with 15Kohm and STRAP2 pull up 35Kohm

## GPIO ASSIGNMENTS

| GPIO | I/O | ACTIVE | USAGE                           |
|------|-----|--------|---------------------------------|
| 0    | N/A | N/A    |                                 |
| 1    | IN  | N/A    | Hot plug detect for IFP link C  |
| 2    | OUT | HIGH   | PANEL BACKLIGHT PWM             |
| 3    | OUT | HIGH   | PANEL POWER ENABLE              |
| 4    | OUT | HIGH   | PANEL BACKLIGHT ENABLE          |
| 5    | OUT | N/A    | NVDD VID0                       |
| 6    | OUT | N/A    | NVDD VID1                       |
| 7    | OUT | N/A    | NVDD VID2                       |
| 8    | I/O | LOW    | OVERT                           |
| 9    | I/O | LOW    | ALERT                           |
| 10   | OUT | N/A    | FBVREF SELECT                   |
| 11   | OUT | N/A    | SLI SYNC0                       |
| 12   | IN  | N/A    | PWR_LEVEL                       |
| 13   | OUT | N/A    | MEM_VID or power supply control |
| 14   | OUT | N/A    | PS CONTROL                      |






```


17 VMA_DQ[63..0]
17 VMA_DM[7..0]
17 VMA_WDQS[7..0]
17 VMA_RDQS[7..0]

```



~~GE1 FOR 243 BUT GT/E REQUIRE CHECK FAE~~


**CHANNEL B: 512MB/1024MB DDR3**



39

80



Placement has to be close to VRAM










## DISPLAY PORT Re-driver






## MINI DISPLAY PORT CONNECTOR



For Mini DP to HDMI and DVI dongle,  
SINK(Pin13)=Low, the others is high.




| OE | Output |
|----|--------|
| L  | A=B    |
| H  | Z      |




Card Reader interface signal mapping


| Pin       | Default      | SD / MMC | MS      | XD      |
|-----------|--------------|----------|---------|---------|
| MDT080    | SD/MMC/MS/XD | SD_D0    | MS_D0   | XD_D0   |
| MDT081    |              | SD_D1    | MS_D1   | XD_D1   |
| MDT082    |              | SD_D2    | MS_D2   | XD_D2   |
| MDT083    |              | SD_D3    | MS_D3   | XD_D3   |
| MDT084    |              | SD_CMD   | MS_BS   | XD_WE#  |
| MDT085    |              | SD_CLK   | MS_CLK  | XD_CE#  |
| MDT086    |              | SD_WP    |         | XD_WP#  |
| MDT087    |              |          |         | XD_CLE  |
| MDT088    |              | MMC_D4   | MS_D4   | XD_D4   |
| MDT089    |              | MMC_D5   | MS_D5   | XD_D5   |
| MDT090    |              | MMC_D6   | MS_D6   | XD_D6   |
| MDT091    |              | MMC_D7   | MS_D7   | XD_D7   |
| MDT092    |              |          |         | XD_RE#  |
| MDT093    |              |          |         | XD_R/B# |
| MDT094    |              |          |         | XD_ALE  |
| CR1_PCTLN |              | SD_LED#  | MS_LED# | XD_LED# |
| CR1_CD0   |              | SD_Pwr#  | MS_Pwr# | XD_Pwr# |
| CR1_CD1   |              |          | MS_CD#  |         |
| CR1_CD2   |              |          |         | XD_CD#  |




# For EC 8Mbit (1M Byte)




# For PCH 32Mbit (4M Byte)



# RTC BATTERY



# iTPM ENABLE/DISABLE




| TPM Function | R428         |
|--------------|--------------|
| Enable       | Mount        |
| Disable      | NC (Default) |






|           |                       |       |          |
|-----------|-----------------------|-------|----------|
| Title     |                       |       |          |
| FLASH/RTC |                       |       |          |
| Size      | Document Number       |       | Rev      |
|           | GM6                   |       | 2B       |
| Date:     | Friday, June 25, 2010 | Sheet | 28 of 63 |

## MiniCard WLAN connector




55  
81  
120

### Support for WoW




### Support Dell BT375 (Little Stone) module (XPS) W TO B





55  
81  
120












## MiniCard WWAN connector




PCI-Express TX and RX  
direct to connector








Reserver for EMI

# ESATA + USB Conn + Power Share




USB\_BACK\_EN# needs to be low when system S3 and S5 for USB charge




## E-SATA Re-driver

Layout Note: Please put those on the same side of MB PCB



Note: Boost:5dB, Standard SATA:0dB

| EN | D0 | D1 | CH : 0        | CH : 1        |
|----|----|----|---------------|---------------|
| 0  | X  | X  | Standby       | Standby       |
| 1  | 0  | 0  | Standard SATA | Standard SATA |
| 1  | 1  | 0  | Boost         | Standard SATA |
| 1  | 0  | 1  | Standard SATA | Boost         |
| 1  | 1  | 1  | Boost         | Boost         |



EC needs to drive CB0/CB1 pins to low when system S3/S5 and drive high when system S0.

U49 PN and Footprint needs to double check

R15 needs to be 49.9K\_F if we use external resistors.



| CB0 | CB1 | Function              |
|-----|-----|-----------------------|
| 0   | 0   | Auto Detection active |
| 1   | 1   | USB Function only     |

(5V)-43.2K-(D)-49.9K-GND (about 2.68V)  
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)





## SATA Connector.



60



## ODD Connector





## 3-axis Fall Sensor (HDD data protector)



|                   |                       |                |
|-------------------|-----------------------|----------------|
| Title             |                       |                |
| SATA (HDD&CD_ROM) |                       |                |
| Size              | Document Number       | Rev            |
| GM6               |                       | 2B             |
| Date:             | Friday, June 25, 2010 | Sheet 33 of 63 |


ON:White light on  
OFF:Amber light on

[illegible]

Layout Note: 100P CAPS CLOSE TO JKB3

## Key board illumination

```
+KB_LED power trace width >10 mil
```



|       |                             |
|-------|-----------------------------|
| Title | TOUCH PAD, BULE TOOTH & FIR |
|-------|-----------------------------|

|      |                        |
|------|------------------------|
| Size | Document Number<br>GM6 |
|------|------------------------|


Date: Friday, June 25, 2010

Rev  
2B



Date: Friday, June 25, 2010

Sheet 34 of 63


## Touch Screen Module




## Battery status.





## HDD activity LED.









## Power button for Engineer




## 3VALW ON POWER LOGIC








Main Speaker AMP










SUBWOOFER AMP




SUBWOOFER TEST


| EAPD# | NB_MUTE# | TEST_WOOFER_EN | SPK_MUTE#      | WOOFER_MUTE#      |
|-------|----------|----------------|----------------|-------------------|
| 0     | 0        | 0              | L              | L                 |
| 0     | 0        | 1              | L              | L                 |
| 0     | 1        | 0              | L              | L                 |
| 0     | 1        | 1              | L              | L                 |
| 1     | 0        | 0              | L              | L                 |
| 1     | 0        | 1              | L(Disable SPK) | H(Test Woofer)    |
| 1     | 1        | 0              | H(Test SPK)    | L(Disable Woofer) |
| 1     | 1        | 1              | H              | H                 |









+VCHGR  
Control IC: ISL88731A  
H/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W  
L/S MOSFET: FDS8884(Fairchild), Qg=13nC, Rds(on)=30mohm, PD:2.5W  
Inductor: 5.8UH +-30% 5.5A SDSL10D40F-5R8Y(TTA), DCR=21mohm  
Output Cap: 2\*10U 25V(+/-10%, X6S, 1206)





VDDQ and VTT discharge control

| MODE pin | Discharge mode         |
|----------|------------------------|
| V5IN     | No discharge           |
| VDDQ     | Tracking discharge     |
| S4/GND   | Non-tracking discharge |

VDDQ output voltage selection

| VDDQSET      | VDDQ(V)   | VTTREF and VTT | NOTE                |
|--------------|-----------|----------------|---------------------|
| GND          | 1.5V      | VDDQSNS/2      | DDR3                |
| V5IN         | 1.8V      | VDDQSNS/2      | DDR2                |
| FB Resistors | Adjusting | VDDQSNS/2      | $1.5V < VVDDQ < 3V$ |

Outputs Management by S3, S5 control

| State | S3 | S5 | VDDQ           | VTTREF          | VTT             |
|-------|----|----|----------------|-----------------|-----------------|
| S0    | HI | HI | On             | On              | On              |
| S3    | L0 | HI | On             | On              | Off (Hi-Z)      |
| S4/S5 | L0 | L0 | On (discharge) | Off (discharge) | Off (discharge) |



# +1.05V\_VTT ( VT357FCX-ADJ )

+1.05\_VTT  
TDC : 12.64A  
Peak Current : 18.06A  
OCP :21.6A

Route +1.05V\_VTT\_VSENSE+ and +1.05V\_VTT\_VSENSE- as differential pair


| CPU_TYPE | Vout       |
|----------|------------|
| L        | 1.05V(ARD) |
| H        | 1.1V(CFD)  |




# **+1.05V\_PCH ( VT356FCX-ADJ )**

**+1.05 V\_PCH**  
**Thermal Design Current : 7.19A**  
**Peak Current : 10.28A**  
**OCP :12.3A**

Route +1.05V\_VSENSE+ and +1.05V\_VSENSE- as differential pair









**+VCC\_IGPU\_CORE**  
Fs=400K  
TDC : 12A  
Peak Current : 22A  
OCP:26.4A


Place close to CPU socket  
VCC\_AXG\_SENSE & VSS\_AXG\_SENSE pins

Place close to PR140, PR141  
+GFX\_VCORE pins


+VCC\_GFX\_CORE  
Control IC: ADP3211  
H/S MOSFET: FDMS7692(Fairchild), Qg=7nC, Rds(on)=13mohm, PD:2.5W  
L/S MOSFET: FDMS0310S(Fairchild), Qg=15nC, Rds(on)=5.15mohm, PD:2.5W  
Inductor: 0.56uH +/-20% 25A(MPO104-R56)(Delta), DCR=1.6mohm  
Output Cap: 1\*390u, 2.5V(20%, 105C, 6.3\*5.8), ESR=10mohm



- TP29 ● MAX17007\_DH1  
TP31 ● MAX17007\_DL1  
TP3 ● MAX17007\_DH2  
TP4 ● MAX17007\_DL2



|      | GT                   | GE                   |
|------|----------------------|----------------------|
| PR60 | 34.8K<br>CS33482FB22 | 32.4K<br>CS33242FB19 |
| PR55 | 392K<br>CS43922FB17  | 210K<br>CS42102FB00  |
| PR54 | 95.3K<br>CS39532FB03 | 121K<br>CS41212FB11  |
| PR56 | 76.8K<br>CS37682FB00 | 90.9K<br>CS39092FB11 |




48.50 dGFX\_PWD

105

88

104

GND\_GFXCORE



For GT

| GPU_VID1 | GPU_VID2 | GPU_VID3 | Voltage |
|----------|----------|----------|---------|
| 0        | 0        | 0        | 0.99V   |
| 1        | 0        | 0        | 0.96V   |
| 0        | 1        | 0        | 0.85V   |
| 0        | 0        | 1        | 0.8V    |

For GE


| GPU_VID1 | GPU_VID2 | GPU_VID3 | Voltage |
|----------|----------|----------|---------|
| 0        | 0        | 0        | 0.95V   |
| 1        | 0        | 0        | 0.9V    |
| 0        | 1        | 0        | 0.85V   |
| 0        | 0        | 1        | 0.8V    |



|      |              |
|------|--------------|
| TON1 | PR211 = 200K |
| FREQ | 297K         |

+VCC\_GFX\_CORE  
Fs=300K  
TDC : 20.3A  
Peak current : 29A  
OCP:34.8A



|       |                       |       |          |
|-------|-----------------------|-------|----------|
| Title | VGA N11P              | Rev   | 2B       |
| Size  | Document Number       | GM6   |          |
| Date: | Friday, June 25, 2010 | Sheet | 49 of 63 |






Title  
DCIN,BATT CONNECTOR



Size  
Document Number  
GM6


Rev  
2B


Date: Friday, June 25, 2010

Sheet 51 of 63









FM9 Power Design Block Diagram 2009/12/28

