


ZHG SYSTEM DIAGRAM

PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT

EDP@ -----> eDP panel
LVDS@ -----> LVDS panel
HDT@ -----> HDT function
3G@ -----> 3G function
U2@ -----> USB2.0 only
U3@ -----> USB3.0 function
885S@ -----> EC885S
885L@ -----> EC885L



Quanta Computer Inc.
PROJECT : ZHG

Size Document Number
Block Diagram
Date: Tuesday, January 03, 2012 Sheet 1 of 28 Rev 1A


[illegible]

Timing diagram showing various system signals over time. The signals include ACIN, 3V/5VPCU, NBSWON#, DNBSWON#, S5_ON/S5, RSMRST#, PCIE_WAKE#, SUSC, USB, SUSON, MAINON, VR_ON, CPU_CORE, VRM_PWRGD, HWPG, ECPWROK, SB_PWRGD_IN, CPU RESET, and CPU POWER OK. The diagram shows the sequence of events during system boot, including power-up, initialization, and completion of various components.

A68M SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD26 AE25	DDR / WLAN / 3G / Image Sensor
SCLK1 SDATA1 (+3V_S5)	T7 R7	Not used
SMB_EC_CLK SMB_EC_DAT (+3V_S5)	H19 G19	Charger / Battery
SB_SCLK3 SB_SDATA3 (+3V_S5)	G22 G21	APU



NPCE885 SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	70 69	Battery / Charger
APU_SIC_EC APU_SID_EC (+3VPCU)	67 68	APU

P/N	Item Description
AJ00C60VT00CPU(413P)	CMC60AFPB22GV 1.0G(BGA)
AJ00C60VT01CPU(413P)	CMC60AFPB22GV 1.0G(BGA)STN BSQ



This page is different AMD Nile

Maintenance and Service Guide, Service Manual, Motherboard Schematics for Laptop/notebook <http://faqp.ru/>



HDT- HEADER / PLACE ON TOP

1.5V

R83 HDTB3KFP_4

APU_TRST#

R62 HDTB0_4 HDT_TRST#

R90 HDTB10K_4

R59 HDTB10K_4

HDT#HDT

1.5V

1 CPU_VDD0 CPU_TR# 2 APU_TCK R77 HDTB3KFP_4

2 CPU_VDD0 CPU_TR# 3 APU_TMS R78 HDTB3KFP_4

3 CPU_VDD0 CPU_TR# 4 APU_TDO R75 HDTB3KFP_4

4 CPU_VDD0 CPU_TR# 5 APU_TDI R76 HDTB3KFP_4

5 CPU_VDD0 CPU_TR# 6 APU_PORF0 BUF

6 CPU_VDD0 CPU_TR# 7 HDT_RST# BUF

7 CPU_VDD0 CPU_TR# 8 CPU_PWRM0_BUF

8 CPU_VDD0 CPU_TR# 9 CPU_RST#_BUF

9 CPU_VDD0 CPU_TR# 10 CPU_TR#_BUF

10 CPU_VDD0 CPU_TR# 11 CPU_TR#_BUF

11 CPU_VDD0 CPU_TR# 12 CPU_TR#_BUF

12 CPU_VDD0 CPU_TR# 13 CPU_TR#_BUF

13 CPU_VDD0 CPU_TR# 14 CPU_TR#_BUF

14 CPU_VDD0 CPU_TR# 15 CPU_TR#_BUF

15 CPU_VDD0 CPU_TR# 16 CPU_TR#_BUF

16 CPU_VDD0 CPU_TR# 17 CPU_TR#_BUF

17 CPU_VDD0 CPU_TR# 18 CPU_TR#_BUF

18 CPU_VDD0 CPU_TR# 19 CPU_TR#_BUF

19 CPU_VDD0 CPU_TR# 20 CPU_TR#_BUF

20 CPU_VDD0 CPU_TR# 21 CPU_TR#_BUF

21 CPU_VDD0 CPU_TR# 22 CPU_TR#_BUF

22 CPU_VDD0 CPU_TR# 23 CPU_TR#_BUF

23 CPU_VDD0 CPU_TR# 24 CPU_TR#_BUF

24 CPU_VDD0 CPU_TR# 25 CPU_TR#_BUF

25 CPU_VDD0 CPU_TR# 26 CPU_TR#_BUF

26 CPU_VDD0 CPU_TR# 27 CPU_TR#_BUF

27 CPU_VDD0 CPU_TR# 28 CPU_TR#_BUF

28 CPU_VDD0 CPU_TR# 29 CPU_TR#_BUF

29 CPU_VDD0 CPU_TR# 30 CPU_TR#_BUF

30 CPU_VDD0 CPU_TR# 31 CPU_TR#_BUF

31 CPU_VDD0 CPU_TR# 32 CPU_TR#_BUF

32 CPU_VDD0 CPU_TR# 33 CPU_TR#_BUF

33 CPU_VDD0 CPU_TR# 34 CPU_TR#_BUF

34 CPU_VDD0 CPU_TR# 35 CPU_TR#_BUF

35 CPU_VDD0 CPU_TR# 36 CPU_TR#_BUF

36 CPU_VDD0 CPU_TR# 37 CPU_TR#_BUF

37 CPU_VDD0 CPU_TR# 38 CPU_TR#_BUF

38 CPU_VDD0 CPU_TR# 39 CPU_TR#_BUF

39 CPU_VDD0 CPU_TR# 40 CPU_TR#_BUF

40 CPU_VDD0 CPU_TR# 41 CPU_TR#_BUF

41 CPU_VDD0 CPU_TR# 42 CPU_TR#_BUF

42 CPU_VDD0 CPU_TR# 43 CPU_TR#_BUF

43 CPU_VDD0 CPU_TR# 44 CPU_TR#_BUF

44 CPU_VDD0 CPU_TR# 45 CPU_TR#_BUF

45 CPU_VDD0 CPU_TR# 46 CPU_TR#_BUF

46 CPU_VDD0 CPU_TR# 47 CPU_TR#_BUF

47 CPU_VDD0 CPU_TR# 48 CPU_TR#_BUF

48 CPU_VDD0 CPU_TR# 49 CPU_TR#_BUF

49 CPU_VDD0 CPU_TR# 50 CPU_TR#_BUF

50 CPU_VDD0 CPU_TR# 51 CPU_TR#_BUF

51 CPU_VDD0 CPU_TR# 52 CPU_TR#_BUF

52 CPU_VDD0 CPU_TR# 53 CPU_TR#_BUF

53 CPU_VDD0 CPU_TR# 54 CPU_TR#_BUF

54 CPU_VDD0 CPU_TR# 55 CPU_TR#_BUF

55 CPU_VDD0 CPU_TR# 56 CPU_TR#_BUF

56 CPU_VDD0 CPU_TR# 57 CPU_TR#_BUF

57 CPU_VDD0 CPU_TR# 58 CPU_TR#_BUF

58 CPU_VDD0 CPU_TR# 59 CPU_TR#_BUF

59 CPU_VDD0 CPU_TR# 60 CPU_TR#_BUF

60 CPU_VDD0 CPU_TR# 61 CPU_TR#_BUF

61 CPU_VDD0 CPU_TR# 62 CPU_TR#_BUF

62 CPU_VDD0 CPU_TR# 63 CPU_TR#_BUF

63 CPU_VDD0 CPU_TR# 64 CPU_TR#_BUF

64 CPU_VDD0 CPU_TR# 65 CPU_TR#_BUF

65 CPU_VDD0 CPU_TR# 66 CPU_TR#_BUF

66 CPU_VDD0 CPU_TR# 67 CPU_TR#_BUF

67 CPU_VDD0 CPU_TR# 68 CPU_TR#_BUF

68 CPU_VDD0 CPU_TR# 69 CPU_TR#_BUF

69 CPU_VDD0 CPU_TR# 70 CPU_TR#_BUF

70 CPU_VDD0 CPU_TR# 71 CPU_TR#_BUF

71 CPU_VDD0 CPU_TR# 72 CPU_TR#_BUF

72 CPU_VDD0 CPU_TR# 73 CPU_TR#_BUF

73 CPU_VDD0 CPU_TR# 74 CPU_TR#_BUF

74 CPU_VDD0 CPU_TR# 75 CPU_TR#_BUF

75 CPU_VDD0 CPU_TR# 76 CPU_TR#_BUF

76 CPU_VDD0 CPU_TR# 77 CPU_TR#_BUF

77 CPU_VDD0 CPU_TR# 78 CPU_TR#_BUF

78 CPU_VDD0 CPU_TR# 79 CPU_TR#_BUF

79 CPU_VDD0 CPU_TR# 80 CPU_TR#_BUF

80 CPU_VDD0 CPU_TR# 81 CPU_TR#_BUF

81 CPU_VDD0 CPU_TR# 82 CPU_TR#_BUF

82 CPU_VDD0 CPU_TR# 83 CPU_TR#_BUF

83 CPU_VDD0 CPU_TR# 84 CPU_TR#_BUF

84 CPU_VDD0 CPU_TR# 85 CPU_TR#_BUF

85 CPU_VDD0 CPU_TR# 86 CPU_TR#_BUF

86 CPU_VDD0 CPU_TR# 87 CPU_TR#_BUF

87 CPU_VDD0 CPU_TR# 88 CPU_TR#_BUF

88 CPU_VDD0 CPU_TR# 89 CPU_TR#_BUF

89 CPU_VDD0 CPU_TR# 90 CPU_TR#_BUF

90 CPU_VDD0 CPU_TR# 91 CPU_TR#_BUF

91 CPU_VDD0 CPU_TR# 92 CPU_TR#_BUF

92 CPU_VDD0 CPU_TR# 93 CPU_TR#_BUF

93 CPU_VDD0 CPU_TR# 94 CPU_TR#_BUF

94 CPU_VDD0 CPU_TR# 95 CPU_TR#_BUF

95 CPU_VDD0 CPU_TR# 96 CPU_TR#_BUF

96 CPU_VDD0 CPU_TR# 97 CPU_TR#_BUF

97 CPU_VDD0 CPU_TR# 98 CPU_TR#_BUF

98 CPU_VDD0 CPU_TR# 99 CPU_TR#_BUF

99 CPU_VDD0 CPU_TR# 100 CPU_TR#_BUF

100 CPU_VDD0 CPU_TR# 101 CPU_TR#_BUF

101 CPU_VDD0 CPU_TR# 102 CPU_TR#_BUF

102 CPU_VDD0 CPU_TR# 103 CPU_TR#_BUF

103 CPU_VDD0 CPU_TR# 104 CPU_TR#_BUF

104 CPU_VDD0 CPU_TR# 105 CPU_TR#_BUF

105 CPU_VDD0 CPU_TR# 106 CPU_TR#_BUF

106 CPU_VDD0 CPU_TR# 107 CPU_TR#_BUF

107 CPU_VDD0 CPU_TR# 108 CPU_TR#_BUF

108 CPU_VDD0 CPU_TR# 109 CPU_TR#_BUF

109 CPU_VDD0 CPU_TR# 110 CPU_TR#_BUF

110 CPU_VDD0 CPU_TR# 111 CPU_TR#_BUF

111 CPU_VDD0 CPU_TR# 112 CPU_TR#_BUF

112 CPU_VDD0 CPU_TR# 113 CPU_TR#_BUF

113 CPU_VDD0 CPU_TR# 114 CPU_TR#_BUF

114 CPU_VDD0 CPU_TR# 115 CPU_TR#_BUF

115 CPU_VDD0 CPU_TR# 116 CPU_TR#_BUF

116 CPU_VDD0 CPU_TR# 117 CPU_TR#_BUF

117 CPU_VDD0 CPU_TR# 118 CPU_TR#_BUF

118 CPU_VDD0 CPU_TR# 119 CPU_TR#_BUF

119 CPU_VDD0 CPU_TR# 120 CPU_TR#_BUF

120 CPU_VDD0 CPU_TR# 121 CPU_TR#_BUF

121 CPU_VDD0 CPU_TR# 122 CPU_TR#_BUF

122 CPU_VDD0 CPU_TR# 123 CPU_TR#_BUF

123 CPU_VDD0 CPU_TR# 124 CPU_TR#_BUF

124 CPU_VDD0 CPU_TR# 125 CPU_TR#_BUF

125 CPU_VDD0 CPU_TR# 126 CPU_TR#_BUF

126 CPU_VDD0 CPU_TR# 127 CPU_TR#_BUF

127 CPU_VDD0 CPU_TR# 128 CPU_TR#_BUF

128 CPU_VDD0 CPU_TR# 129 CPU_TR#_BUF

129 CPU_VDD0 CPU_TR# 130 CPU_TR#_BUF

130 CPU_VDD0 CPU_TR# 131 CPU_TR#_BUF

131 CPU_VDD0 CPU_TR# 132 CPU_TR#_BUF

132 CPU_VDD0 CPU_TR# 133 CPU_TR#_BUF

133 CPU_VDD0 CPU_TR# 134 CPU_TR#_BUF

134 CPU_VDD0 CPU_TR# 135 CPU_TR#_BUF

135 CPU_VDD0 CPU_TR# 136 CPU_TR#_BUF

136 CPU_VDD0 CPU_TR# 137 CPU_TR#_BUF

137 CPU_VDD0 CPU_TR# 138 CPU_TR#_BUF

138 CPU_VDD0 CPU_TR# 139 CPU_TR#_BUF

139 CPU_VDD0 CPU_TR# 140 CPU_TR#_BUF

140 CPU_VDD0 CPU_TR# 141 CPU_TR#_BUF

141 CPU_VDD0 CPU_TR# 142 CPU_TR#_BUF

142 CPU_VDD0 CPU_TR# 143 CPU_TR#_BUF

143 CPU_VDD0 CPU_TR# 144 CPU_TR#_BUF

144 CPU_VDD0 CPU_TR# 145 CPU_TR#_BUF

145 CPU_VDD0 CPU_TR# 146 CPU_TR#_BUF

146 CPU_VDD0 CPU_TR# 147 CPU_TR#_BUF

147 CPU_VDD0 CPU_TR# 148 CPU_TR#_BUF

148 CPU_VDD0 CPU_TR# 149 CPU_TR#_BUF

149 CPU_VDD0 CPU_TR# 150 CPU_TR#_BUF

150 CPU_VDD0 CPU_TR# 151 CPU_TR#_BUF

151 CPU_VDD0 CPU_TR# 152 CPU_TR#_BUF

152 CPU_VDD0 CPU_TR# 153 CPU_TR#_BUF

153 CPU_VDD0 CPU_TR# 154 CPU_TR#_BUF

154 CPU_VDD0 CPU_TR# 155 CPU_TR#_BUF

155 CPU_VDD0 CPU_TR# 156 CPU_TR#_BUF

156 CPU_VDD0 CPU_TR# 157 CPU_TR#_BUF


157 CPU_VDD0 CPU_TR# 158 CPU_TR#_BUF

158 CPU_VDD0 CPU_TR# 159 CPU_TR#_BUF

159 CPU_VDD0 CPU_TR# 160 CPU_TR#_BUF

160 CPU_VDD0 CPU_TR# 161 CPU_TR#_BUF



1




 Quanta Computer Inc. PROJECT : ZHG		Rev
Size	Document Number	1/A
ONTATIO DISPLAY/CLK/MI(2/3)		
Date:	Wednesday, January 11, 2012	Sheet 4 of 28


This page is different AMD Nile



(CPU)



(DDR)








BOARD_ID1	LCD	BOARD_ID3	For TP
0	eDP	0	ELAN
1	LVDS	1	Synaptics


PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE



(CLG)

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIe Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIe Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIe STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT

System PWR_OK




FCH PWRGD CKT


HALL IC (HSR)




LCD POWER SWITCH (LDS)



CAMERA POWER (CCD)




LCD MODULE (LDS)





HDMI (HDM)



Close to HDMI Connector



EMI reserve for HDMI




SDVO I2C Control (HDM)




Quanta Computer Inc.
PROJECT : ZHG

Size	Document Number	Rev
	HDMI	1A
Date:	Tuesday, January 10, 2012	Sheet 13 of 28


LAN (LAN)




TRANSFORMER (LAN)



RJ45 Connector (LAN)




Maintenance and Service Guide, Service Manual, Motherboard Schematics for Laptop/notebook <http://faqp.ru/>



<2011/1/24(E1A)> Change from 10k to 100k to reduce leakage

- no matter have 3G function or not,
- need to stuff this PU.



<Layout Notes> Keep USIM signals max length within 8000mils.

UIM_PWR C314 3G@27p/50V_4

LIIM DATA C29 3G@10p/50V 4

UIM_CLK C24 3G@10p/50V_4


UIM_RST C15 3G@27p/50V_4

1144-1152 ©2014 | 100-022-5014-1


stuff C9 since EM820W doesn't use V_{DD}

--	--


<20090604(A1A)_Qualcomm design guide>
Place 0.1uF near connector's VCC pin




Codecs ALC271X (ADO)



2.5" SATA HDD (HDD)




Power Sequence Connector(CPU)




1	GND	11	SUSON	21	VRON
2	NBSWON#	12	MAINON	22	RESERVE
3	S5_ON	13	RESERVE	23	CPU_COREPG
4	RESERVE	14	RESERVE	24	PWROK_EC
5	RESERVE	15	RESERVE	25	RESERVE
6	RESERVE	16	RESERVE	26	APU_PWRGD
7	PCH_RSMRST#	17	RESERVE	27	RESERVE
8	DNBSWON#	18	RESERVE	28	LDT_RST#
9	SUSC#	19	RESERVE	29	A_RST#_R
10	SUSB#	20	HWPG	30	RESERVE


LED DB (UIF)




Stitching Cap(EMC)



POWER LED(UIF)



USB Left (USB)



IO D/B (UIF)



HOLE(OTH)

D/B USB Port

D/B USB Port

Card Reader



POWER M/B (DCD)



Quanta Computer Inc.



PROJECT : ZHG

KEYBOARD (KBC)




CPU FAN CTRL(THM)


For EMI



TOUCH PAD (TPD)



TPM (TPM)





Quanta Computer Inc.

PROJECT : ZHG

Size	Document Number	Rev
	KB/BT/TP/LED/Power Connector	1A
Date:	Tuesday, January 10, 2012	Sheet 19 of 28


EC(KBC)





SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery / Charger
SM Bus 2	APU
SM Bus 3	N/A
SM Bus 4	N/A


SPI PU(KBC)



POWER-ON SWITCH (UIF)



(DCD)







Quanta Computer Inc.
PROJECT : ZHG

SYSTEM 5V/3V (RT8223P)

Size	Document Number	Rev
	SYSTEM 5V/3V (RT8223P)	1A
Date:	Tuesday, January 10, 2012	Sheet 22 of 28





(DCD)



Quanta Computer Inc.
PROJECT : ZHG


Size	Document Number	Rev
	VCCP 1.1V(TPS51211)	1A
Date:	Wednesday, January 11, 2012	Sheet 24 of 28






	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

(DCD)




Thermal protection

+1.8V
1.8V ± 5%
TDC : 0.6A
PEAK : 2.15A
Width : 70mil



$$V_{out1} = (1 + R_g/R_h) * 0.5$$



For EC control thermal protection (output 3.3V)



Quanta Computer Inc.
PROJECT : ZHG

Size	Document Number	Rev
		1A
Date:	Tuesday, January 10, 2012	Sheet 27 of 28

