






Discrete 6L


LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(High)
LAYER 5 : SVCC
LAYER 6 : Bottom

SP8 BLOCK DIAGRAM









7,8,9,11,37,38
35,42
3,7,8,9,10,11,12,13,14,17,25,26,27,28,30,31,32,33,34,35,38,40,42



SI Add C479 and C469 for EMI request

change to power saving
CLK need change to +1.5V
support









HOLDS

for GPU

SI ME change Footprint

SI for ME change footprint

SI add for PCH hole




<http://laptop-motherboard-schematic.blogspot.com/>




PROJECT : SP8
Quanta Computer Inc.

Size Custom Document Number
Clock Gen(9LRS3197)/HOLES
Date: Thursday, August 05, 2010 Sheet 2 of 47 Rev 3A




AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)






AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k $\pm$ 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



For Discrete only



CFG[1:0] - PCI_Epress Configuration Select

```
* 11= 1 x 16 PEG
```

* 10 = 2 x 8 PEG



PROJECT : SP8
Quanta Computer Inc.

Size	Document Number	Rev
------	-----------------	-----



Size Custom Document Number **PROCESSOR 4/4 (GND)** Rev 3A



Date: Thursday, August 05, 2010	Sheet 6 of 47
---------------------------------	---------------

Date: Thursday, August 05, 2010		Sheet		6	01	47
7		8				


<http://laptop-motherboard-schematic.blogspot.com/>

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed (L0 < L1, L2 < L3)







SP81.1 SI for RF reserve



IBEX PEAK-M (PCI-E, SMBUS, CLK)



[LAN]



[USB3.0]



PCI-E*







[WLAN]



[LAN]



[USB3.0]



SMBus



Controller Link




PEG




From CLK BUFFER



Clock Flex








IBEX PEAK-M (PCI,USB,NVRAM)



IBEX PEAK-M (DMI,FDI,GPIO)



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)



Boot BIOS Strap		
PCI_GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI



Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable

DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

No Reboot Strap



PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number PCH 4/5 (GPIO & Strap)	R
Date: Thursday, August 05, 2010		Sheet 10 of 47





BOARD ID SETTING


Board ID	ID5	ID4	ID3	ID2	ID1	ID0
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RD2 (0)	RU1 (1)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RD1 (0)	RU0 (1)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RD0 (0)
TBD	RD5 (0)	RD4 (0)	RD3 (0)	RU2 (1)	RU1 (1)	RU0 (1)

Board ID	ID0 GPIO 24	ID1 GPIO 45	ID2 GPIO 57	ID3 GPIO 34	ID4 GPIO 35	ID5 GPIO 3
SP8	0	0			0	0
SP8 1.1	0	0			1	0
Discrete			0	0		
Reserve			0	0		
ROM Size				0= 4M 1=2M		







12,41 +0.75V_DDR_VTT
5,12,37,41,42 +1.5VSUS
2,3,7,8,9,10,11,12,14,17,25,26,27,28,30,31,32,33,34,35,38,40,42 +3V
7,25,30,33,34,35,36,37,39,40,42,43 +3VPCU
24,30,32,34,36,37,38,39,40,41,42,43,44 +5VPCU



Place these Caps near So-Dimm1






S3 Power Reduction




PROJECT : SP8
Quanta Computer Inc.



Size	Document Number	Rev
Custom	DDR3 DIMM-1	3A
Date: Thursday, August 05, 2010	Sheet 13 of 47	

<http://laptop-motherboard-schematic.blogspot.com/>



18,20,21,22,23,44 +1.5V_VGA 







MEM ID	3	2	1	0	Verona		
DVPDATA	3	2	1	0	GDDR5 Type	Configuration	Size
1	0	0	0	1	Samsung K4G10325FE-HC05 (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
2	0	0	1	0	Hynix H5GQ1H24AFR-T0C BGA (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
3	0	0	1	1			


AMD
0911

27MHz + 100MHz OSC Option





SS_SEL1	SS_SEL0	Spread Percent (%) SS_CLK (PIN 5)
LOW	LOW	Spread Off
LOW	Middle	-0.5%
LOW	High	-2.5%
Middle	LOW	-0.25%
Middle	Middle	-0.75%
Middle	High	-1.0%
High	LOW	-1.5%
High	Middle	-2.0%
High	High	-3.0%

Ext EEPROM




Thermal Sensor



PROJECT : SP8
Quanta Computer Inc.


Size Custom	Document Number ATI M97(GND&Str&Ther)4/5	Rev 3A
Date: Thursday, August 05, 2010	Sheet 17 of 47	

http://laptop-motherboard-schematic.blogspot.com/





Straps



Overlap pads to save space
and to prevent assembly of
both resistors.




Table 3-34 ROM Configurations

Manufacturer	Part Number	Size	CONFIG[2:0]
Atmel	AT25F512	512 kbit	001
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
	AT25F4096	4 Mbit	011
ST Microelectronics	M25P05A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
	M25P80	8 Mbit	101
Silicon Storage Technology	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
	SST25VF040	4 Mbit	011
Winbond Electronics Corporation	W45B512	512 kbit	110
	W45B012	1 Mbit	111
YMC	Y25LF05	512 kbit	010
	SA25C020	2 Mbit	011
PMC	Pm25LV512	512 kbit	100
	Pm25LV010	1 Mbit	101

Default



Strap Name	Pin	Straps Description	Default Value
TX_PWRS_ENB	GPIO0	GPIO[1:0]:Recommend to pulling up for PICE setting. GPIO_0:PCIE full TX output swing	
TX_DEEMPH_EN	GPIO1	GPIO_1:PCIE Transmitter DE-EMPHASIS enabled	
BIF_GEN2_EN	GPIO2	GPIO_2:System is using PCIE GEN1 can be let it NC(ASIC internal pull down) if Gen2 just pull up for PCIE 5GT/s support. (0=PCIE GNE1,2.5GT/s ; 1=PCIE GNE2,5GT/s)	
STRAP_BIF_CLK_PM_EN	GPIO8		
CONFIG[3] CONFIG[2] CONFIG[1] CONFIG[0]	GPIO9 GPIO13 GPIO12 GPIO11		
BIOS_ROM_EN	GPIO22	BIOS_ROM_EN(GPIO22)=1, then Config[2:0]=GPIO[13:12:11] defines the ROM type. (See table as below)	
AUDIO[0]	VSYNC		
AUD(1)	HSYNC		
VSYNC_DAC2	V2SYNC		
HSYNC_DAC2	H2SYNC		
	GENERICC		



PROJECT : SP8
Quanta Computer Inc.


Size Custom Document Number
VGA Core/+1.8VGFY/1.0VGFY Rev 3A
Date: Thursday, August 05, 2010 Sheet 19 of 47

1GB GDDR5 : CHANNEL A-0 (64M x 16)





Change 1u to 2.2, for ATI Request 1212


1GB GDDR5 : CHANNEL A-1 (64M x 16)




1GB GDDR5 : CHANNEL B-0 (64M x 16)




1GB GDDR5 : CHANNEL B-1 (64M x 16)





Clock select signal	
USB3.0_CSEL	High = External 48Mhz Low = 24MHz X'tal






PROJECT : SP8
Quanta Computer Inc.


Size	Document Number	Rev
Custom	USB3.0	3A
Date: Thursday, August 05, 2010		Sheet 24 of 47







CRT



HDMI










SUBWOOFER


29



Sub-Woofer power



GAIN1	GAIN0	dB
0	0	20
0	1	26
1	0	32
1	1	36





+3V 2,3,7,8,9,10,11,12,13,14,17,25,26,27,28,30,31,32,33,34,35,38,40,42
 +5V_AVDD 27,28
 +VIN 25,36,37,38,39,40,41,42,43,44


PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number SUBWOOFER (EQ & AMP.)	Rev 3A
Date: Thursday, August 05, 2010 Sheet 29 of 47		

Bluetooth




Webcam support




$$V_{out} = 1.25 (1 + R_1/R_2)$$

Power Botton





1. +3VPCU(LIDSWITCH PWR)
2. LEDVCC(+3VPCU)
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

Ext USB & Card Reader



Touch Pad Botton



PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number BT/WC/FT/Touchscreen	Rev 3A
Date: Thursday, August 05, 2010		Sheet 30 of 47



T : Stuffed for RTL8111DL(10/100/1000)

for RTL8111DL use close Pin 44,45




for RTL8111DL use

Remove R3571,R3573

R3571 and R3573 are used in RTL8111DL , remove R3573 if switching regulator is enable , Remove R3571 external power is used.




AL08111DB00 RTL8111DL-GR



NS892402:GIGABIT DB0AT9LAN05


>60mil L25 4.7uH_8 Power trace Layout 寬度>60mil >60mil +CTRL12A L

L23
RTL8111DL (Gaga lan) use 4.7uH
power choke A>600mA tolerance
±15%



PV Stuff for EMI solution


RJ45




PV Stuff for EMI solution

			PROJECT : SP8 Quanta Computer Inc.	
Size	Document Number			Rev
Custom	8103E/RJ45			3A
Date:	Thursday, August 05, 2010	Sheet	31	of 47

SATA CD-ROM




E-SATA




SATA HDD #1

SI change pin define and footprint (the same AX)





SATA HDD #2



SI change pin define and footprint (the same AX)



Mini Display






MY5	C214	220P/50V_4	MY1	C233	220P/50V_4	MX7	C274	220P/50V_4
MY6	C225	220P/50V_4	MY2	C196	220P/50V_4	MX0	C254	220P/50V_4
MY3	C215	220P/50V_4	MY4	C197	220P/50V_4	MX5	C267	220P/50V_4
MY7	C185	220P/50V_4	MY0	C224	220P/50V_4	MX1	C255	220P/50V_4
MY8	C186	220P/50V_4	MX4	C268	220P/50V_4	MY12	C152	220P/50V_4
MY9	C156	220P/50V_4	MX6	C273	220P/50V_4	MY13	C151	220P/50V_4
MY10	C169	220P/50V_4	MX3	C245	220P/50V_4	MY14	C157	220P/50V_4
MY11	C170	220P/50V_4	MX2	C244	220P/50V_4	MY15	C232	220P/50V_4
						MY16	C148	220P/50V_4
						MY17	C149	220P/50V_4




PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number KB/LED/POWER CONN	Rev 3A
Date: Thursday, August 05, 2010	Sheet 33 of 47	


Mini PCI-E Card 1 WLAN




CPU FAN



LED





G995 layout notice



	PROJECT : SP8		
	Quanta Computer Inc.		
	Size Custom	Document Number MINI PCI-E CONN X2	Rev 3A
	Date: Thursday, August 05, 2010	Sheet 35	of 47

4.7V25
+3.3V +/- 5%
Continue current:5A
Peak current:6A
OCP minimum 7.5A






PROJECT : SP8
 Quanta Computer Inc.


Size Custom	Document Number +1.05V/+1.8V (RT8204C)	Rev 3A
Date: Thursday, August 05, 2010	Sheet 37	of 47




Size Custom	Document Number CPU Core (ADP3212)	Rev 3
Date: Thursday, August 05, 2010		Sheet 38 of 47

Pin	Signal	Value
1	+3V	2.3, 7.8, 9.10, 11, 12, 13, 14, 17, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35, 40, 42
2	+VIN	25, 29, 36, 37, 39, 40, 41, 42, 43, 44
3	+1.05V	2.7, 8.9, 11, 37
4	+5VPCU	24, 30, 32, 34, 36, 37, 39, 40, 41, 42, 43, 44
5	+VCORE	5
6	+VTT	5









need to stuff for S3 and PR263 change to 100K


+1.0V +/- 5%
Countinue current:1.7A
Peak current:3A



PROJECT : SP8
Quanta Computer Inc.

Size Custom	Document Number DDR3 (RT8207)	Rev 3A
Date: Thursday, August 05, 2010	Sheet 41 of 47	





PROJECT : SP8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Charger (BQ24704)	3A

Date: Thursday, August 05, 2010 | Sheet 43 of 47

