


Compal Confidential

PBL80 Project


LA-7441P REV 0.1 Schematic

Intel Sandy Bridge/Cougar Point
N12P-GV/GS-Optimus Only
2011-01-21 Rev. 0.1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Friday, January 21, 2011
				Sheet	1 of 58
				Rev	0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc. Title Block Diagrams	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Size	Document Number PBL80 LA-7441P M/B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Friday, January 21, 2011
				Sheet	2 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Rev
				Friday, January 21, 2011	0.1
				Sheet	of
				3	58

Voltage Rails (O MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +5VALW_PCH +3VALW_PCH +3V_LAN +3V_EC +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS_VCCP +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VCCSA +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU +12VS
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMMA1	A0 H	1010 0000 b
+3VS	DDR SO-DIMMA2	A0 H	1010 0010 b
+3VS	DDR SO-DIMMB1	A4 H	1010 0100 b
+3VS	DDR SO-DIMMB2	A0 H	1010 0110 b
+3VS	WLAN		

EC SM Bus1 Address

EC SM Bus2 Address

Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
				+3VS	VGA Thermal Sensor	9A H	1001 1010 b


STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
Full ON		HIGH	HIGH	HIGH
S1 (Power On Suspend)		HIGH	HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH	HIGH
S4 (Suspend to Disk)		LOW	LOW	HIGH
S5 (Soft OFF)		LOW	LOW	LOW
G3		LOW	LOW	LOW

Function	VRAM					GPU		Board ID
description	VRAM	Samsung 64bits	Hynix 64bits	Samsung 128bits	Hynix 128bits	N12P-GS	N12P-GV	Adaptor
explain	VRAM	Strap pin	Strap pin	Strap pin	Strap pin	Strap pin	Strap pin	Adaptor
BTO	8PCS@	PD 20K	PD 15K	PD 45.3K	PD 34.8K	N12PGS@	N12PGV@	90W@, 120W@

Function	Crisis recovery	HDMI	WLAN+BT		LAN	
description	BUS SWITCH	HDMI	WLAN+BT (BT pin 51)		Giga LAN	10/100M LAN
explain	BUS SWITCH	HDMI	WLAN+BT (BT pin 51)		Strap pin	Strap pin
BTO	Debug@	HDMI@	BT@		COMBO@	8111E@ 8105E@

Function	USB3.0/2.0 Colay		SATA3.0 Repeater Chip		SATA Preemphasis		SATA Equalization	
description	USB3.0	USB2.0	MAXIM	TI	Preemphasis		Equalization	
explain	USB3.0	USB2.0	MAX4951	SN75LVCP601	Enable	Disable	Maximum	Normal
BTO	USB3@	USB2@	MAXIM@	TI@	DEN@	NDEN@	EQ@	NEQ@

Function	SATA path	
description	PCH	Repeater
explain	PCH	Repeater
BTO	SATA@	SATARP@



Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Sandy Bridge(2/6)-DMI/FDI/PEG/eDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL80 LA-7441P M/B Date: Friday, January 21, 2011
				Rev 0.1	Sheet 6 of 58

Group1
POWER

+CPU_CORE

JCPUF

94A

18A

AG35 VCC1
AG34 VCC2
AG33 VCC3
AG32 VCC4
AG31 VCC5
AG30 VCC6
AG29 VCC7
AG28 VCC8
AG27 VCC9
AG26 VCC10
AF35 VCC11
AF34 VCC12
AF33 VCC13
AF32 VCC14
AF31 VCC15
AF30 VCC16
AF29 VCC17
AF28 VCC18
AF27 VCC19
AD35 VCC20
AD34 VCC21
AD33 VCC22
AD32 VCC23
AD31 VCC24
AD30 VCC25
AD29 VCC26
AD28 VCC27
AD27 VCC28
AD26 VCC29
AC35 VCC30
AC34 VCC31
AC33 VCC32
AC32 VCC33
AC31 VCC34
AC30 VCC35
AC29 VCC36
AC28 VCC37
AC27 VCC38
AC26 VCC39
AA35 VCC40
AA34 VCC41
AA33 VCC42
AA32 VCC43
AA31 VCC44
AA30 VCC45
AA29 VCC46
AA28 VCC47
AA27 VCC48
AA26 VCC49
Y35 VCC50
Y34 VCC51
Y33 VCC52
Y32 VCC53
Y31 VCC54
Y30 VCC55
Y29 VCC56
Y28 VCC57
Y27 VCC58
Y26 VCC59
Y25 VCC60
Y24 VCC61
Y23 VCC62
Y22 VCC63
Y21 VCC64
Y20 VCC65
Y19 VCC66
Y18 VCC67
Y17 VCC68
Y16 VCC69
Y15 VCC70
Y14 VCC71
Y13 VCC72
Y12 VCC73
Y11 VCC74
Y10 VCC75
Y09 VCC76
Y08 VCC77
Y07 VCC78
Y06 VCC79
Y05 VCC80
Y04 VCC81
Y03 VCC82
Y02 VCC83
Y01 VCC84
Y00 VCC85
Y00 VCC86
Y00 VCC87
Y00 VCC88
Y00 VCC89
Y00 VCC90
Y00 VCC91
Y00 VCC92
Y00 VCC93
Y00 VCC94
Y00 VCC95
Y00 VCC96
Y00 VCC97
Y00 VCC98
Y00 VCC99
Y00 VCC100

Sandy Bridge_rPGA_Rev0p61
CONN@


PEG AND DDR

SVID

SENSE LINES

Material Note (+1.05VS_VCCP)

2 x 330 μ F
(3x 330 μ F for 2012 capable designs)
Top Socket Cavity 22U 0805 *7
Bottom Socket Cavity 22U 0805 *5




Cap quantity follow 439028_HR_PDDG_R1_51


+1.05VS_VCCP




reserve for test
please co-layout with C62,C63



Resistors
close to CPU




Close to CPU




Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sandy Bridge(4/6)-PWR	
Size	Custom	Document Number	PBL80 LA-7441P M/B	Rev	0.1
Date:	Friday, January 21, 2011	Sheet	8	of	58

2 x 330 μ F on Bottom socket edge
Bottom Socket Cavity 22U 0805 *2
Bottom Socket Edge 22U 0805 *4
Top Socket Cavity 22U 0805 *2
Top Socket Edge 22U 0805 *4




1 x 330 μ F
Bottom Socket Edge
1U 0402 *1
10U 0805 *1

GRAPHICS




Sandy Bridge_rPGA_Rev0p61
CONN@




Follow DG V1.5 P.109

```
| +V_SM_VREF should have 20
| mil trace width
```



Bottom Socket Edge
1 x 330 μ F
10U 0805 *6



```
1 x 330 µF
Bottom Socket Cavity 10U 0805 *2
Bottom Socket Edge 10U 0805 *1
```

Security Classification	Compal Secret Data		
Issued Date	2010/12/03	Deciphered Date	2011/12/03
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Sandy Bridge(4/6)-PWR



PBL80 LA-7441P M/B

0.1


A circuit diagram showing a 1K resistor (R88) connected between the CFG4 pin and ground. The resistor is labeled "R88" and "1K_0402_1%". The ground symbol is a red triangle pointing downwards.

Confidential Secret Data Deciphered Date 2011/12/03		Title <i>Compal Electronics, Inc.</i> Sandy Bridge(5/6) Reserve	
COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WHETHER THIS SHEET NOR THE INFORMATION IT CONTAINS OR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Customer	Document Number PBI80 LA-7441P M/B
		Date: Friday, January 21, 2011	Sheet 10 of 58 Rev 0.1





Material Note (+CPU_CORE)
 4 x 330 μ F
 Top Socket Cavity 22U 0805 *8
 Top Socket Edge 22U 0805 *8
 Bottom Socket Cavity 10U 0805 *10




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title Sandy Bridge(6/6)-GND		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					PBL80 LA-7441P M/B	0.1
				Date:	Friday, January 21, 2011	Sheet 11 of 58

Support SO DIMM X 4 Support 1066/1333MHz

<7> DDR_A_D[0..63]
<7> DDR_A_DQS[0..7]
<7> DDR_A_DQS# [0..7]
<7> DDR_A_MA[0..15]

Layout Note:
Place near JDIMMA



DDRA_CKE0

DDR_A_BS2

DDRA_CLK0

DDRA_CLK#

DDR_A_BS0

DDR_A_WE#

DDR_A_CAS#

DDRA_SCs1#

DDR_A_D32

DDR_A_D33

DDR_A_D34

DDR_A_D35

DDR_A_D40

DDR_A_D41

DDR_A_D42

DDR_A_D43

DDR_A_D48

DDR_A_D49

DDR_A_D50

DDR_A_D51

DDR_A_D56

DDR_A_D57

DDR_A_D58

DDR_A_D59

PM_SMBDATA

PM_SMBCLK

TYCO_2-2013289-1

Standard: 5.2mm


<Address: SA1:SA0=00>

BOT

Support SO DIMM X 4 Support 1066/1333MHz

<7> DDR_A_D[0..63]
<7> DDR_A_DQS[0..7]
<7> DDR_A_DQS# [0..7]
<7> DDR_A_MA[0..15]

Layout Note:
Place near JDIMMA



DDRA_CKE2

DDR_A_BS2

DDRA_CLK2

DDRA_CLK#

DDR_A_BS0

DDR_A_WE#

DDR_A_CAS#

DDRA_SCs3#

DDR_A_D32

DDR_A_D33

DDR_A_D34

DDR_A_D35

DDR_A_D40

DDR_A_D41

DDR_A_D42

DDR_A_D43

DDR_A_D48

DDR_A_D49

DDR_A_D50

DDR_A_D51

DDR_A_D56

DDR_A_D57

DDR_A_D58

DDR_A_D59

PM_SMBDATA

PM_SMBCLK

TYCO_2-2013289-1

Standard: 5.2mm

<Address: SA1:SA0=01>

TOP

Support SO DIMM X 4 Support 1066/1333MHz

<7> DDR_A_D[0..63]
<7> DDR_A_DQS[0..7]
<7> DDR_A_DQS# [0..7]
<7> DDR_A_MA[0..15]

Layout Note:
Place near JDIMMA



DDRA_CKE3

DDR_A_BS2

DDRA_CLK3

DDRA_CLK#

DDR_A_BS0

DDR_A_WE#

DDR_A_CAS#

DDRA_SCs3#

DDR_A_D32

DDR_A_D33

DDR_A_D34

DDR_A_D35

DDR_A_D40

DDR_A_D41

DDR_A_D42

DDR_A_D43

DDR_A_D48

DDR_A_D49

DDR_A_D50

DDR_A_D51

DDR_A_D56

DDR_A_D57

DDR_A_D58

DDR_A_D59

PM_SMBDATA

PM_SMBCLK


TYCO_2-2013289-1




Standard: 5.2mm

<Address: SA1:SA0=01>

TOP


Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	DDRIII-DIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PBL80 LA-7441P M/B
				Date:	Friday, January 21, 2011
				Sheet	12 of 58






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title VGA(2/12)-LVDS/HDMI/DP/THM			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				PBL80 LA-7441P M/B		Rev	0.1
				Date	Friday, January 21, 2011	Sheet	15 of 58


Pstate	GPU_VID0	GPU_VID1	N12P-GS	N12P-GV
P8-P12	0	0	0.825V	0.85V
P0 (Hot)	1	0	0.975V	1V
	0	1		
P0 (cold)	1	1	1V	1.025V



GS EDP Peak is 35.32A
GV EDP Peak is 21.56A



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/12/03				Title			
				Deciphered Date				VGA(3/12)-VGA CORE			
				2011/12/03				Size			
								Document Number			
								PBL80 LA-7441P M/B			
								Date			
								Friday, January 21, 2011			
								Sheet			
								16			
								of			
								58			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA(5/12)-GND	
				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Rev
				Friday, January 21, 2011	0.1
				Sheet	18 of 58

<21,22> MDA[0..63] ← MDA[0..63]

- MDA0 L32 FBA_D0
- MDA1 N33 FBA_D1
- MDA2 L33 FBA_D2
- MDA3 N34 FBA_D3
- MDA4 N35 FBA_D4
- MDA5 P36 FBA_D5
- MDA6 P33 FBA_D6
- MDA7 P34 FBA_D7
- MDA8 K35 FBA_D8
- MDA9 K33 FBA_D9
- MDA10 K34 FBA_D10
- MDA11 H33 FBA_D11
- MDA12 G34 FBA_D12
- MDA13 G33 FBA_D13
- MDA14 E34 FBA_D14
- MDA15 E33 FBA_D15
- MDA16 G31 FBA_D16
- MDA17 F30 FBA_D17
- MDA18 G30 FBA_D18
- MDA19 G32 FBA_D19
- MDA20 K30 FBA_D20
- MDA21 K32 FBA_D21
- MDA22 H30 FBA_D22
- MDA23 K31 FBA_D23
- MDA24 L31 FBA_D24
- MDA25 L30 FBA_D25
- MDA26 M32 FBA_D26
- MDA27 N30 FBA_D27
- MDA28 M30 FBA_D28
- MDA29 P31 FBA_D29
- MDA30 R32 FBA_D30
- MDA31 R30 FBA_D31
- MDA32 AG30 FBA_D32
- MDA33 AG32 FBA_D33
- MDA34 AH31 FBA_D34
- MDA35 AF31 FBA_D35
- MDA36 AF30 FBA_D36
- MDA37 AE30 FBA_D37
- MDA38 AC32 FBA_D38
- MDA39 AD30 FBA_D39
- MDA40 AN33 FBA_D40
- MDA41 AL31 FBA_D41
- MDA42 AM33 FBA_D42
- MDA43 AL33 FBA_D43
- MDA44 AK30 FBA_D44
- MDA45 AK32 FBA_D45
- MDA46 AJ30 FBA_D46
- MDA47 AH30 FBA_D47
- MDA48 AH33 FBA_D48
- MDA49 AH35 FBA_D49
- MDA50 AH34 FBA_D50
- MDA51 AH32 FBA_D51
- MDA52 AJ33 FBA_D52
- MDA53 AL35 FBA_D53
- MDA54 AM34 FBA_D54
- MDA55 AM35 FBA_D55
- MDA56 AF33 FBA_D56
- MDA57 AE32 FBA_D57
- MDA58 AE34 FBA_D58
- MDA59 AE35 FBA_D59
- MDA60 AE34 FBA_D60
- MDA61 AE33 FBA_D61
- MDA62 AB32 FBA_D62
- MDA63 AC35 FBA_D63

Part 2 of 7

MEMORY INTERFACE

UV1B

FBA_CMD0

FBA_CMD1

FBA_CMD2

FBA_CMD3

FBA_CMD4

FBA_CMD5

FBA_CMD6

FBA_CMD7

FBA_CMD8

FBA_CMD9

FBA_CMD10

FBA_CMD11

FBA_CMD12

FBA_CMD13

FBA_CMD14

FBA_CMD15

FBA_CMD16

FBA_CMD17

FBA_CMD18

FBA_CMD19

FBA_CMD20

FBA_CMD21

FBA_CMD22

FBA_CMD23

FBA_CMD24

FBA_CMD25

FBA_CMD26

FBA_CMD27

FBA_CMD28

FBA_CMD29

FBA_CMD30

FBA_CMD31

FBA_CMD32

FBA_CMD33

FBA_CMD34

FBA_CMD35

FBA_CMD36

FBA_CMD37

FBA_CMD38

FBA_CMD39

FBA_CMD40

FBA_CMD41

FBA_CMD42

FBA_CMD43

FBA_CMD44

FBA_CMD45

FBA_CMD46

FBA_CMD47

FBA_CMD48

FBA_CMD49

FBA_CMD50

FBA_CMD51

FBA_CMD52

FBA_CMD53

FBA_CMD54

FBA_CMD55

FBA_CMD56

FBA_CMD57

FBA_CMD58

FBA_CMD59

FBA_CMD60

FBA_CMD61

FBA_CMD62

FBA_CMD63

FBA_CMD64

FBA_CMD65

FBA_CMD66

FBA_CMD67

FBA_CMD68

FBA_CMD69

FBA_CMD70

FBA_CMD71

FBA_CMD72

FBA_CMD73

FBA_CMD74

FBA_CMD75

FBA_CMD76

FBA_CMD77

FBA_CMD78

FBA_CMD79

FBA_CMD80

FBA_CMD81

FBA_CMD82

FBA_CMD83

FBA_CMD84

FBA_CMD85

FBA_CMD86

FBA_CMD87

FBA_CMD88

FBA_CMD89

FBA_CMD90

FBA_CMD91

FBA_CMD92

FBA_CMD93

FBA_CMD94

FBA_CMD95

FBA_CMD96

FBA_CMD97

FBA_CMD98

FBA_CMD99

FBA_CMD100

FBA_CMD101

FBA_CMD102

FBA_CMD103

FBA_CMD104

FBA_CMD105

FBA_CMD106

FBA_CMD107

FBA_CMD108

FBA_CMD109

FBA_CMD110

FBA_CMD111

FBA_CMD112

FBA_CMD113

FBA_CMD114

FBA_CMD115

FBA_CMD116

FBA_CMD117

FBA_CMD118

FBA_CMD119

FBA_CMD120

FBA_CMD121

FBA_CMD122

FBA_CMD123

FBA_CMD124

FBA_CMD125

FBA_CMD126

FBA_CMD127

FBA_CMD128

FBA_CMD129

FBA_CMD130

FBA_CMD131

FBA_CMD132

FBA_CMD133

FBA_CMD134

FBA_CMD135

FBA_CMD136

FBA_CMD137

FBA_CMD138

FBA_CMD139

FBA_CMD140

FBA_CMD141

FBA_CMD142

FBA_CMD143

FBA_CMD144

FBA_CMD145

FBA_CMD146

FBA_CMD147

FBA_CMD148

FBA_CMD149

FBA_CMD150

FBA_CMD151

FBA_CMD152

FBA_CMD153

FBA_CMD154

FBA_CMD155

FBA_CMD156

FBA_CMD157

FBA_CMD158

FBA_CMD159

FBA_CMD160

FBA_CMD161

FBA_CMD162

FBA_CMD163

FBA_CMD164

FBA_CMD165

FBA_CMD166

FBA_CMD167

FBA_CMD168

FBA_CMD169

FBA_CMD170

FBA_CMD171

FBA_CMD172

FBA_CMD173

FBA_CMD174

FBA_CMD175

FBA_CMD176

FBA_CMD177

FBA_CMD178

FBA_CMD179

FBA_CMD180

FBA_CMD181

FBA_CMD182

FBA_CMD183

FBA_CMD184

FBA_CMD185

FBA_CMD186

FBA_CMD187

FBA_CMD188

FBA_CMD189

FBA_CMD190

FBA_CMD191

FBA_CMD192

FBA_CMD193

FBA_CMD194

FBA_CMD195

FBA_CMD196

FBA_CMD197

FBA_CMD198

FBA_CMD199

FBA_CMD200

FBA_CMD201

FBA_CMD202

FBA_CMD203

FBA_CMD204

FBA_CMD205

FBA_CMD206

FBA_CMD207

FBA_CMD208

FBA_CMD209

FBA_CMD210

FBA_CMD211

FBA_CMD212

FBA_CMD213

FBA_CMD214

FBA_CMD215

FBA_CMD216

FBA_CMD217

FBA_CMD218

FBA_CMD219

FBA_CMD220

FBA_CMD221

FBA_CMD222

FBA_CMD223

FBA_CMD224

FBA_CMD225

FBA_CMD226

FBA_CMD227

FBA_CMD228

FBA_CMD229

FBA_CMD230

FBA_CMD231

FBA_CMD232

FBA_CMD233

FBA_CMD234

FBA_CMD235

FBA_CMD236

FBA_CMD237

FBA_CMD238

FBA_CMD239

FBA_CMD240

FBA_CMD241

FBA_CMD242

FBA_CMD243

FBA_CMD244

FBA_CMD245

FBA_CMD246

FBA_CMD247

FBA_CMD248

FBA_CMD249

FBA_CMD250

FBA_CMD251

FBA_CMD252

FBA_CMD253

FBA_CMD254

FBA_CMD255

FBA_CMD256

FBA_CMD257

FBA_CMD258

FBA_CMD259

FBA_CMD260

FBA_CMD261

FBA_CMD262

FBA_CMD263

FBA_CMD264

FBA_CMD265

FBA_CMD266

FBA_CMD267

FBA_CMD268

FBA_CMD269

FBA_CMD270

FBA_CMD271

FBA_CMD272

FBA_CMD273

FBA_CMD274

FBA_CMD275

FBA_CMD276

FBA_CMD277

FBA_CMD278


FBA_CMD279

FBA_CMD280



FBA_CMD281

Memory Partition A - Lower 32 bits


Support N12P-GV/GS
Support Max VRAM 2G



Under UV5 (below 150mils)



Under UV6 (below 150mils)





- MDA[0..63] <19,22>
- CMDA[30..0] <19,22>
- DQMA[7..0] <19,22>
- DQSA[7..0] <19,22>

Mode E - Mirror Mode Mapping

Address	DATA Bus	
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2


Memory Partition A - Upper 32 bits




Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

MDB[0..63] <20,24>
 CMDB[30..0] <20,24>
 DQMB[7..0] <20,24>
 DQSB[7..0] <20,24>
 DQSB#[7..0] <20,24>




Under UV10 (below 150mils)





	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ADT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

	DATA Bus	
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ADT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition C - Upper 32 bits





GPU	DeviceID	ROM_SI	ROM_SCLK	ROM_SO	STRAP0
N12P-GS	0x0DF4	Below Table	Pull up 15K	Pull down 10K	Pull up 45K
N12P-GV	0x1050	Below Table	Pull up 5K	Pull up 10K	Pull up 45K

GPU	DeviceID	STRAP1	STRAP2	STRAP3	STRAP4
N12P-GS	0x0DF4	Pull down 35K	Pull down 25K		
N12P-GV	0x1050	Pull down 35K	Pull down 5K	Pull down 5K	Pull down 10K

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLEN_TERM
ROM_SI	+3VS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS	USER[3]	USER[2]	USER[1]	USER[0]

Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_0_BAR_SIZE	
0	256MB (Default)
1	Reserved

USER Straps	
User[3:0]	
1000-1100	Customer defined

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110	Notebook Default

PEX PLL_EN_TERM	
0	Disable (Default)
1	Enable




SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)


VGA_DEVICE	
0	3D Device
1	VGA Device (Default)

GPU	DDR3 Type	VRAM		RAMCFG[3..0]		RV108
N12P-GS	64M16 900MHz	Hynix H5TQ1G63DFR-11C SA000041S20	512MB	0010	PD 15K	SD034154280
		Samsung K4W1G1646E-HC11 SA000041T00	1GB	0010	PD 15K	SD034154280
			512MB	0011	PD 20K	SD034200280
		1GB	0011	PD 20K	SD034200280	
	128M16 900MHz	Hynix H5TQ2G63BFR-11C SA00003Y000	1GB	0110	PD 34.8K	SD034348280
		Samsung K4W2G1646C-HC11 SA000047Q00	2GB	0110	PD 34.8K	SD034348280
			1GB	0111	PD 45.3K	SD034453280
		2GB	0111	PD 45.3K	SD034453280	
N12P-GV	64M16 800MHz	Hynix H5TQ1G63DFR-12C SA0000324C0	512MB	0010	PD 15K	SD034154280
		Samsung K4W1G1646G-BC12 SA00004HS00	512MB	0011	PD 20K	SD034200280
	128M16 800MHz	Hynix H5TQ2G63BFR-12C SA00003VS00	1GB	0110	PD 34.8K	SD034348280
		Samsung K4W2G1646C-HC12 SA00003MQ40	1GB	0111	PD 45.3K	SD034453280



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA(12/12)-MISC
Size Custom		Document Number	PBL80 LA-7441P M/B	Rev 0.1
Date: Friday, January 21, 2011		Sheet 25 of 58		






CRT CONNECTOR








Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/12/03				Title			
Deciphered Date				2011/12/03				CRT			
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.				Size				Document Number			
								PBL80 LA-7441P M/B			
								Rev			
								0.1			
								Date: Friday, January 21, 2011			
								Sheet 26 of 58			




Dual Channel LVDS Support 18.4" HD/FHD 16:9






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				PBL80 LA-7441P M/B	
				Rev	
				0.1	
				Date	
				Friday, January 21, 2011	
				Sheet	
				27 of 58	









NV review, request for LC filter at HPD at 12/17.




HDMI Connector






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
				HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				PBL80 LA-7441P M/B	0.1
Date:		Friday, January 21, 2011		Sheet	28 of 58









Security Classification		Compal Secret Data		Compal Electronics, Inc. Title Cougar Point(1/9)-HDA/SATA/XDP/RTC/SP	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Size Custom	Document Number PBL80 LA-7441P M/B Date: Friday, January 21, 2011 Sheet: 29 of 58
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1	











Boot BIOS Strap bit1 BBS1			
Bit11 Bit10		Boot BIOS Destination	
GNT1#/ GPIO51	0 1	Reserved	
	1 0	PCI	
	1 1	SPI	
	0 0	LPC	












SATA HDD 2.5" Conn.



ODD small board conn




SATA HDD 3.5" Conn.




MAXIM@: MAX4951BECTP+TGH7 (Default)
 TI@: SN75LVCP601TJR
 DEN@: Preemphasis Enable (Default)
 NDEN@: Standard SATA putput
 EQ@: Equalization maximum
 NEQ@: Equalization normal (Default)

HDD Repeater All close to JHDD1




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	
				SATA-HDD&ODD/B	
				Size	Document Number
				PBL80 LA-7441 P/M/B	
				Date	Rev
				Friday, January 21, 2011	0.1
				Sheet	38 of 58


USB/B Right USB X 3




Slot 1 Half PCIe Mini Card-WLAN & BT3.0




Touch pad & LID & Card Reader & LED small board Connector





Lid SW














Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	USB/B&TP/LED/CR/B&LID&PCIe-WLAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, January 21, 2011
				Sheet	39 of 58
				Rev	0.1




	RTL8105E	RTL8111E
Pin4	NC	NC
Pin15	NC	10K ohm PD
Pin38	1K ohm Pull-high	



For P/N and footprint
Please place them to ISPd page



LAN Conn.




Security Classification	Compal Secret Data		
Issued Date	2010/12/03	Deciphered Date	2011/12/03
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.			
Title		PCie-LAN-RTL8105E/8111E	
Size	Document Number	PBL80 LA-7441P M/B	
Customer			
Date	Friday, January 21, 2011	Sheet	40 of 58


BIOS Bus switch

SPI ROM For Basic ME ROM size 4MByte

1. When Flash EC ROM.
KSO2 to Low (Test mode)
KSO3 to Low (ISP mode)-----FDA mode
EC_ON->Low, BUS_EN#->Low
U11 : Y->A0, PCH to BIOS ROM.
KSI4,5,6,7 direct to EC_SPI
 2. When Flash BIOS ROM.
KSO2 to High
KSO3 to Low (ISP mode)
EC_ON->High, BUS_EN#->High.
U11 : Y->A1, KSI4,5,6,7 to BIOS ROM.
+3V_SPI from +3VALW
Set EC pin KSI4,5,6,7 to HiZ.
 3. When normal operation.
EC_ON->High, BUS_EN#->Low.
U11 : Y->A0, PCH direct to BIOS ROM.
+3V_SPI from +3VS.
 4. When enter S3,4
EC_ON->High, BUS_EN#->Low.
U11 : Y->A1, PCH direct to BIOS ROM.
But +3V_SPI from +3VS is no power.
- ** BUS_EN# only high when test mode.
And must make sure it's low when FDA mode.
Or HW use 10K pull down to GND.






BIOS SPI Flash (4MByte*1)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title Bus switch&BIOSROM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size PBL80 LA-7441P M/B	Rev 0.1
Date: Friday, January 21, 2011				Sheet 41	of 58



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K 20K	PORT-I (PIN 32, 33) PORT-B (PIN 21, 22)	Headphone out Ext. MIC




SPEAKER CONN



Ext.MIC/LINE IN JACK





HP CONN & MIC CONN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	HD CODEC ALC269	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, January 21, 2011
				Sheet	42 of 58
				Rev	0.1


ID	BRD ID	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R03 PR	100K	18K	0.5V
3	R10 MP	100K	33K	0.82V




EC Power : +3VALW(default)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/12/03	Deciphered Date	2011/12/03	Title	ENE-KB930	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					PBL80 LA-7441P M/B	0.1
				Date:	Friday, January 21, 2011	Sheet 43 of 58

SPI Flash (1MByte*1)




KEYBOARD CONN.




KSIO[0..7] KSIO[0..7] <41,43>
KSIO[0..15] KSIO[0..15] <43>


Power Button/ PWR/B




Screw Hole





CPU




VGA



WLAN



PCB Federal Mark PAD




ISPD















PCB

PJPCD1


DC-IN






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/12/03	Deciphered Date	2011/12/03		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				ECROM/KB/PWR/B/SCREW			
				Size	Document Number	Rev	
				PBL80 LA-7441P M/B			0.1
				Date:	Friday, January 21, 2011	Sheet	
				44	of	58	





Security Classification		Compal Secret Data		Title	
Issued Date	2010/12/03	Deciphered Date	2011/12/03	PCIE-USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL80 LA-7441P M/B	
				Date	Friday, January 21, 2011
				Sheet	45 of 58




+1.05VS VCCP to +1.05VS DGPU




+3VALW TO +3VALW(PCH AUX Power)
Short J1 for PCH VCCSUS3.3







DCIN jack P/N:DC301008L00,
need double confirm P/N with ME



need confirm: ME give us battery
connector P/N is DC040000800




PH1 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/01/23				Title			
Deciphered Date				2010/01/23				DCIN / BATT CONN / OTP			
Size				Document Number				NCL61 LA-6321P M/B			
Date				Friday, January 21, 2011				Sheet 47 of 58			
Rev				0.1							

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2010/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-7221P
				Date:	Friday, January 21, 2011
				Sheet	48 of 58
				Rev	0.1




$$\langle V_o = 1.8V \rangle \quad V_{FB} = 0.6V$$

$$V_o = V_{FB} * (1 + PR401 / PR402) = 0.6 * (1 + 20K / 10K) = 1.8V$$


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSP	
Size	Document Number	NCL61 LA-6321P M/B			Rev
Date:	Friday, January 21, 2011	Sheet	50	of	58
				0.1	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	+1.5VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PBL21 LA6771P M/B	
				Rev	0.1
				Date	Friday, January 21, 2011
				Sheet	51 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+1.05VSP/+VCCPP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL21 LA6771P M/B
				Date	Friday, January 21, 2011
				Sheet	52 of 58
				Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+VCCSAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL21 LA6771P M/B
				Date	Friday, January 21, 2011
				Sheet	54 of 58
				Rev	0.1




(CPU Ipeak=94A, I_{max}(TDP)=56A)
(CFX Ipeak=33A, I_{max}(TDP)=21.5 A)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/01/25	Deciphered Date	2009/04/28	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE 1		
				Size	Document Number	Rev
				PCA6070 LA-7001P M/B		
Date: Friday, January 21, 2011				Sheet	55	of 58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/01/25	Deciphered Date	2009/04/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU_CORE_2	
Size Custom		Document Number		Rev 0.1	
Date: Friday, January 21, 2011		Sheet 56 of 58			



N12P-GS Ipeak=35.32A						
GPU_VID1	GPU_VID0	+VGA_CORE	PR901	PR902	PR903	PR904
0	0	0.825V	1.8K	10.5K	8.87K	54.9K
0	1	0.975V				
1	1	1.0V				

N12P-GV Ipeak=21.56A						
GPU_VID1	GPU_VID0	+VGA_CORE	PR901	PR902	PR903	PR904
0	0	0.85V	1.8K	10.5K	8.87K	54.9K
0	1	1.0V				
1	1	1.025V				

Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2008/09/15		Deciphered Date		2009/09/15		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								+VGA COREP							
								Size	Document Number						Rev
									PBL21 LA6771P M/B						0.
								Date:	Friday, January 21, 2011		Sheet	57	of	58	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title	PWR+12V SEPIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number PBL21 LA6771P M/B
				Date	Friday, January 21, 2011
				Sheet	58 of 58
				Rev	0.1