

Compal confidential

Schematics Document

Mobile AMD S1G2 CPU with ATI
RX781(NB) & SB700(SB) core logic


2008-11-07

REV:0.1



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4114P
Date: Thursday, November 06, 2008				Sheet	1 of 54

OPP Rachman AMD 14" Discrete - LA-4112P



Vista 32&64 bit supportive
Energy star 4.0/EPEAT request compliant

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE-SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4114P
				Date	Monday, November 10, 2008
				Sheet	2 of 54
				Rev	0.1

Voltage Rails

0 MEANS ON X MEANS OFF

power plane State	+B +3VL +5VL	+5VALW +3VALW +1.2VALW	+1.8V +0.9V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +VGA_CORE +1.2V_HT +CPU_CORE_0 +CPU_CORE_1 +CPU_CORE_NB
S0	0	0	0	0
S1	0	0	0	0
S3	0	0	0	X
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build

DEBUG@ : means just reserve for debug.



I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0
ACCELEROMETER	3A	0 0 1 1 1 0 1 0

EC SM Bus1 address EC SM Bus2 address

Device	HEX	Address	Device	HEX	Address
Smart Battery	16H	0001 011X b	ADI1032-2 CPU	9AH	1001 101X b
24C16	A0H	1010 000X b	ADI1032-1 VGA	98H	1001 100X b
CPU SIC interface	98H	1001 100X b			



SMBUS Control Table

	SOURCE	THERMAL SENSOR VGA M82-SE ADM1032	BATT	SERIAL EEPROM	THERMAL SENSOR CPU & ADM1032	SODIMM 1 / 11	CLK CHIP	WL MINI_CARD Slot 1	LCD	HDMI	CRT	G-Sensor
SMB_EC_CK1	KB926	X	V	X	X	X	X	X	X	X	X	X
SMB_EC_DA1	KB926	V	X	X	V	X	X	X	X	X	X	X
SMB_EC_CK2	KB926	V	X	X	V	X	X	X	X	X	X	X
SMB_EC_DA2	KB926	V	X	X	V	X	X	X	X	X	X	X
SCL	VGA M82-SE	X	X	X	X	X	X	X	V	X	X	X
SDA	VGA M82-SE	X	X	X	X	X	X	X	X	V	X	X
DDC4CLK	VGA M82-SE	X	X	X	X	X	X	X	X	V	X	X
DDC4DATA	VGA M82-SE	X	X	X	X	X	X	X	X	V	X	X
DDC3CLK	VGA M82-SE	X	X	X	X	X	X	X	X	X	V	X
DDC3DATA	VGA M82-SE	X	X	X	X	X	X	X	X	X	V	X
SCL0	SB700	X	X	X	X	V	V	X	X	X	X	V
SDA0	SB700	X	X	X	X	V	V	X	X	X	X	V
SCL1	SB700	X	X	X	X	X	X	V	X	X	X	X
SDA1	SB700	X	X	X	X	X	X	V	X	X	X	X
SCL2	SB700	X	X	X	X	X	X	X	X	X	X	X
SDA2	SB700	X	X	X	X	X	X	X	X	X	X	X
SCL3	SB700	X	X	X	X	X	X	X	X	X	X	X
SDA3	SB700	X	X	X	X	X	X	X	X	X	X	X


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4114P	0.1
				Date:	Monday, November 10, 2008	Sheet 3 of 54

<10> H_CADIP[0..15] H_CADIP[0..15]
<10> H_CADIN[0..15] H_CADIN[0..15]

H_CADOP[0..15] H_CADOP[0..15] <10>
H_CADON[0..15] H_CADON[0..15] <10>





PWM Fan Control circuit



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4114P
				Date:	Thursday, November 06, 2008
				Sheet	4 of 54
				Rev	0.1

Processor DDR2 Memory Interface

PLACE CLOSE TO PROCESSOR
WITHIN 1.5 INCH



Place them close to CPU within 1"

MEMZP/N=W/S=5mil/10mil



FOX P26382A-284S-41F_GRIFFIN
Athlon 64 S1
Processor
Socket



CONN@

FOX P26382A-284S-41F_GRIFFIN
Athlon 64 S1
Processor
Socket


CONN@

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	AMD CPU S1G2 DDR2 I/F	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR THE COMPANY'S R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4114P
				Date:	Thursday, November 06, 2008
				Sheet	5 of 54
				Rev	0.1


VDD(+CPU_CORE) decoupling.




VDDIO decoupling.




+CPU_CORE_NB decoupling.




VTT decoupling.



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2007/10/11		Deciphered Date		2008/10/11			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				AMD CPU S1G2 PWR & GND					
				Size	Document Number			Rev	
					LA-4114P			0	
				Date	Thursday, November 06, 2008		Sheet	7 of 54	



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2007/10/11	Deciphered Date	2008/10/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DDRII SO-DIMM 0	
		Size	Document Number			Rev	
		Custor	LA-4114P			0.1	
		Date	Thursday, November 06, 2008			Sheet	
						8	
						of	
						54	



Security Classification				Compal Secret Data				Title			
Issued Date				2007/10/11				Deciphered Date			
								2008/10/11			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.											
Size				Document Number				Rev			
Custom				LA-4114P				0.1			
Date:				Thursday, November 06, 2008				Sheet 9 of 54			

<15> PCIE GTX_C_MRX_P[0..15] PCIE GTX_C_MRX_P[0..15]
<15> PCIE GTX_C_MRX_N[0..15] PCIE GTX_C_MRX_N[0..15]

PCIE MTX_C_GRX_P[0..15] PCIE MTX_C_GRX_P[0..15] <15>
PCIE MTX_C_GRX_N[0..15] PCIE MTX_C_GRX_N[0..15] <15>

PCIE GTX_C_MRX_P0 D4
PCIE GTX_C_MRX_N0 C4
PCIE GTX_C_MRX_P1 A3
PCIE GTX_C_MRX_N1 B3
PCIE GTX_C_MRX_P2 C2
PCIE GTX_C_MRX_N2 C1
PCIE GTX_C_MRX_P3 E5
PCIE GTX_C_MRX_N3 E5
PCIE GTX_C_MRX_P4 G5
PCIE GTX_C_MRX_N4 G6
PCIE GTX_C_MRX_P5 H6
PCIE GTX_C_MRX_N5 H6
PCIE GTX_C_MRX_P6 J6
PCIE GTX_C_MRX_N6 J6
PCIE GTX_C_MRX_P7 J7
PCIE GTX_C_MRX_N7 J8
PCIE GTX_C_MRX_P8 L5
PCIE GTX_C_MRX_N8 L6
PCIE GTX_C_MRX_P9 M8
PCIE GTX_C_MRX_N9 M8
PCIE GTX_C_MRX_P10 P7
PCIE GTX_C_MRX_N10 M7
PCIE GTX_C_MRX_P11 P5
PCIE GTX_C_MRX_N11 M5
PCIE GTX_C_MRX_P12 R8
PCIE GTX_C_MRX_N12 R8
PCIE GTX_C_MRX_P13 R6
PCIE GTX_C_MRX_N13 R5
PCIE GTX_C_MRX_P14 P4
PCIE GTX_C_MRX_N14 P4
PCIE GTX_C_MRX_P15 T4
PCIE GTX_C_MRX_N15 T3

PART 2 OF 6

PCIE I/F GFX

GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

PCIE MTX_GRX_P0 C120 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N0 C121 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P1 C122 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N1 C123 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P2 C124 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N2 C125 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P3 C126 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N3 C127 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P4 C128 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N4 C129 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P5 C130 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N5 C131 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P6 C132 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N6 C133 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P7 C134 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N7 C135 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P8 C136 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N8 C137 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P9 C138 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N9 C139 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P10 C140 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N10 C141 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P11 C142 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N11 C143 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P12 C144 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N12 C145 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P13 C146 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N13 C147 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P14 C148 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N14 C149 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_P15 C150 1 2 0.1U 0402 16V7K
PCIE MTX_GRX_N15 C151 1 2 0.1U 0402 16V7K

Polarity inversion

Polarity inversion

Polarity inversion

PCIE I/F GPP

GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX4P
GPP_TX4N
GPP_TX5P
GPP_TX5N

PCIE ITX_PRX_P1 C154 1 2 0.1U 0402 16V7K
PCIE ITX_PRX_N1 C155 1 2 0.1U 0402 16V7K
PCIE ITX_PRX_P2 C156 1 2 0.1U 0402 16V7K
PCIE ITX_PRX_N2 C157 1 2 0.1U 0402 16V7K
PCIE ITX_PRX_P3 C158 1 2 0.1U 0402 16V7K
PCIE ITX_PRX_N3 C159 1 2 0.1U 0402 16V7K

New Card(delete)

CardReader

WLAN

LAN10/100

TV Tuner(delete)

H_CADOP0[0..15] H_CADOP0[0..15]
H_CADON0[0..15] H_CADON0[0..15]

H_CADIP0[0..15] H_CADIP0[0..15] <4>
H_CADIN0[0..15] H_CADIN0[0..15] <4>

SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

SB_TX0P
SB_TX0N
SB_TX1P
SB_TX1N
SB_TX2P
SB_TX2N
SB_TX3P
SB_TX3N

PCIE I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

Place them close to NB within 1"
CALRP/N=W/S=5mil/10mil

RS780M_FCBGA528

RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1

SA000012G00(A11) S IC 216-0674001-00/RS780M FCBGA528P 0FH
SA000012G20(A12) S IC 216-0674008-00 A12 RS780M FCBGA 0FH
SA00002DT10(A12) S IC 215-0674024 A12 RX781 FCBGA528P 0FH

H_CADOP0 Y25
H_CADON0 Y24
H_CADOP1 Y22
H_CADON1 Y23
H_CADOP2 Y25
H_CADON2 Y24
H_CADOP3 Y24
H_CADON3 Y25
H_CADOP4 Y25
H_CADON4 Y24
H_CADOP5 Y22
H_CADON5 Y23
H_CADOP6 Y25
H_CADON6 Y24
H_CADOP7 Y24
H_CADON7 Y25
H_CADOP8 AC24
H_CADON8 AC25
H_CADOP9 AB25
H_CADON9 AB24
H_CADOP10 AA24
H_CADON10 AA25
H_CADOP11 Y22
H_CADON11 Y23
H_CADOP12 W21
H_CADON12 W20
H_CADOP13 Y21
H_CADON13 Y20
H_CADOP14 U20
H_CADON14 U21
H_CADOP15 U19
H_CADON15 U18

PART 1 OF 6

HYPER TRANSPORT CPU I/F

HT_TXCAD0P D24
HT_TXCAD0N D25
HT_TXCAD1P E24
HT_TXCAD1N E25
HT_TXCAD2P E24
HT_TXCAD2N E25
HT_TXCAD3P F22
HT_TXCAD3N F23
HT_TXCAD4P H22
HT_TXCAD4N H23
HT_TXCAD5P J25
HT_TXCAD5N J24
HT_TXCAD6P K24
HT_TXCAD6N K25
HT_TXCAD7P K23
HT_TXCAD7N K22
HT_TXCAD8P F21
HT_TXCAD8N G21
HT_TXCAD9P G20
HT_TXCAD9N G20
HT_TXCAD10P J21
HT_TXCAD10N J21
HT_TXCAD11P J18
HT_TXCAD11N K17
HT_TXCAD12P L19
HT_TXCAD12N L19
HT_TXCAD13P M19
HT_TXCAD13N L18
HT_TXCAD14P M21
HT_TXCAD14N P21
HT_TXCAD15P P18
HT_TXCAD15N M18

H_CADIP0 D24
H_CADIN0 D25
H_CADIP1 E24
H_CADIN1 E25
H_CADIP2 E24
H_CADIN2 E25
H_CADIP3 F22
H_CADIN3 F23
H_CADIP4 H22
H_CADIN4 H23
H_CADIP5 J25
H_CADIN5 J24
H_CADIP6 K24
H_CADIN6 K25
H_CADIP7 K23
H_CADIN7 K22
H_CADIP8 F21
H_CADIN8 G21
H_CADIP9 G20
H_CADIN9 G20
H_CADIP10 J21
H_CADIN10 J21
H_CADIP11 J18
H_CADIN11 K17
H_CADIP12 L19
H_CADIN12 L19
H_CADIP13 M19
H_CADIN13 L18
H_CADIP14 M21
H_CADIN14 P21
H_CADIP15 P18
H_CADIN15 M18

H_CLKOP0 T22
H_CLKON0 T23
H_CLKOP1 AB23
H_CLKON1 AA22
H_CTLOP0 M22
H_CTLOP1 M23
H_CTLOP1 R21
H_CTLOP1 R20

H_CLKIP0 H24
H_CLKIN0 H25
H_CLKIP1 L21
H_CLKIN1 L20
H_CTLP0 M24
H_CTLIN0 M25
H_CTLIP1 P19
H_CTLIN1 R18



HT_RXCALP C23
HT_RXCALN A24

HT_TXCALP B24
HT_TXCALN B25

Place them close to NB within 1"
RXCALRP/N=W/S=5mil/10mil


Place them close to NB within 1"
TXCALRP/N=W/S=5mil/10mil

Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	RS780-HT/PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4114P
				Date: Thursday, November 06, 2008	Sheet 10 of 54




Strap pin
NB temp to SB

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	RS780 VEDIO/CLK GEN Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4114P	0.1
Date	Thursday, November 06, 2008			Sheet	11	of 54



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4114P
				Date: Thursday, November 06, 2008	Rev 0.1
				Sheet 12	of 54




DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.

1 : Disable (RS740) Enable (RX780, RS780)

0 : Enable (Rs740) Disable (RX780, RS780)

PIN: RS740-->RS780_AUX_CAL; RX780-->NB_TV_C; RS780--> VSYNC#




DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values

0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS740/RX780: DFT_GPI01 RS780:SUS_STAT



DFT_GPIO0:STRAP_DEBUG_BUS_PCIE_ENABLEb

RX780: Enables the Test Debug Bus using PCIE bus

1 : Disable (Can still be enabled using nbcfg register access)


0 : Enable

RS740/RS780: Enables Side port memory (RS780 use HSYNC#)


1. Disable (RS740/RS780)


0 : Enable (RS740/RS780)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	200810/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4114P	0.1
				Date:	Thursday, November 06, 2008	Sheet 14 of 54




+1.8VS 1 0402 6 3V47 +1VDDR U5E R299 10K 0402 5%










Security Classification		Compal Secret Data		Compal Electronics, Inc. M82-S POWER				
Issued Date		2007/10/11	Deciphered Date				200810/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								
						Title		
						Size	Document Number	
			LA-4114P					
Date:		Thursday, November 06, 2008		Sheet	18 of 54			











SA00002A600(QIMONDA) S IC D2 32M16/500 HYB18T512161B2F-20 84P
SA00002AJ10(SAMSUNG) IC D2 32M16/500 K4N51163QG-HC20 FBGA84



SA00002A600(QIMONDA) S IC D2 32M16/500 HYB18T512161B2F-20 84P
SA00002AJ10(SAMSUNG) IC D2 32M16/500 K4N51163QG-HC20 FBGA84







ATI RESERVED CONFIGURATION STRAPS									
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESE									
GPIO2		GPIO3	GPIO5	GPIO6	DVALID		H2SYNC	V2SYNC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET									
GENERICC		GPIO21_BB_EN		GPIO_28_TDO					


GPIO9 = 0 (BIOS_ROM_EN = 0)	
GPIO[13:11]	MEMORY SIZE
0 0 0	128MB
0 0 1	256MB
0 1 0	64MB
1 0 0	512MB

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED MBX
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLES	0
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0
BIF_GEN2_EN_A	GPIO5	PCI-E 5.0GT/s or 2.5 GT/s select	0
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO(M8X)	1
ROMIDCFG[3:0]	GPIO [9,13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 1 0 1
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	0
BIF_VGA_DIS	PSYNC	VGA ENABLED==0 is enable	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE	1


STRAPS	PIN	GPU	Project	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 3,2,1,0
VRAM_ID[3:0]	DVPDATA (23,22,21,20)	M82M-XT	Rachman 1.2	512M(x4)	Samsung 64Mx16 1.8V	SA00002MD00	0 0 0 0
			Rachman 1.2	256M(X4)	Samsung 32Mx16 1.8V	SA00002AJ10	0 0 0 1
				512M(x4)	Hynix 64Mx16 1.8V		0 0 1 0
			Rachman 1.1	256M(X4)	Hynix 32Mx16 1.8V	SA00002DL00	0 0 1 1
			Rachman 1.1	256M(X4)	Qimonda 32Mx16 1.8V	SA00002A600	0 1 0 0
			Rachman 1.2	512M(x4)	Qimonda 64Mx16 1.8V	SA00002MF00	0 1 0 1

VGA Thermal Sensor ADM1032ARMZ



Closed to U80






FLASH ROM






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M82-S Filters / Strap		
				Size	Document Number	Rev
					LA-4114P	0.1
				Date:	Friday, November 07, 2008	Sheet 21 of 54



CLK_XTAL_IN/OUT=width
/spacing/Others=10mil/10mil/20mil



EMI Caps for single end clock.




SEL_SATA	1	configure as SATA output
	0	configure as normal SRC(SRC_6) output
		* default


27M_SEL	1	configure as 27M and 27M_SS output
	0	configure as SRC_7 output
		* default

Use voltage divider resistor R379 & R380 to pull low

NB_OSC_14.318M	1	configure as single-ended 66MHz output
	0	configure as differential 100MHz output
		* default



CLKREQ_NCARD#, CLKREQ_LAN#, CLKREQ4 ,
CLKREQ_MCARD2#=width
/spacing/Others=8mil/8mil/12mil



NB CLOCK INPUT TABLE


NB CLOCKS	RX780	RS780
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF(IN/OUT)*

Security Classification	Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
Custom	LA-4114P	0.1		
Date:	Thursday, November 06, 2008	Sheet	22	of 54

Compal Electronics, Inc.

Clock generator

CRT CONNECTOR





Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date: Thursday, November 06, 2008	
Sheet		23		of 54	

Compal Electronics, Inc.



CRT Connector

LA-4114P


WebCam+Digital Mic







USB_VCCA is +3.9V, R892:100K; R891:215K Kohm
G916 Vref=1.25V




LVDS CONN




Security Classification	Compal Secret Data			Title		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4114P	0.1
				Date:	Thursday, November 06, 2008	Sheet 24 of 54




COMMON MODE CHOCK is SM070000K00 KING_WCM-2012-900T_4P



MP:Update D10 to meet HDMI.














HDMI Connector









9/20 DC020709040

Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4114P
				Date	Thursday, November 06, 2008
				Sheet	25 of 54
				Rev	0.1






For EMI request.




SB700 Part 4 of 5


ACPI / WAKE UP EVENTS




USB MISC



GPIO




USB OC



HD AUDIO



INTEGRATED uC




Part 4 of 5


USB MISC



GPIO



USB OC




HD AUDIO



INTEGRATED uC



INTEGRATED uC



Touch Screen (delete)

USB-11 New Card(delete)

USB-10 MiniCard(TV)(delete)

USB-9 Card Reader (delete)

USB-8 MiniCard(WWAN)

USB-7 Fingerprint

USB-6 Bluetooth

USB-5 USB Camera

USB-4 Left side

USB-3 Dock

USB-2 Left Side

USB-1 Right side

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)


USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

USB-0 Right side (S/W Debug Port)

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	SB700 USB/AC97	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4114P
				Date:	Thursday, November 06, 2008
				Sheet	27 of 54
				Rev	0.1




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	SB700 SATA/IDE/SPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4114P
				Date:	Thursday, November 06, 2008
				Sheet	28 of 54
				Rev	0.1

REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK


	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	AZ_RST_CD#	LPC_CLK1	RTC_CLK	LPC_CLK0	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	Internal pull up H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	




DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	




HDD Connector









Multi-Bay Connector-option(deltet)

CD-ROM Connector




Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	HDD/CDROM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
				LA-4114P	
				Date:	Thursday, November 06, 2008
				Sheet	31 of 54










Security Classification				Compal Secret Data				Title			
Issued Date				2007/10/11				RealTek 8102EL_10/100			
Deciphered Date				2008/10/11				Date: Thursday, November 06, 2008			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Sheet 32 of 54			
				Document Number				Rev 0.1			
				LA-4114P							

Mini Card Slot 1---WLAN







Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	WLAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Thursday, November 06, 2008
				Sheet	33 of 54




SA00001W910 S IC JMB385-LGEZ0B LQFP 48P

Security Classification		Compal Secret Data		Compal Electronics, Inc. PCI-E I/F Card Reader-JM385	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number LA-4114P	
Date:	Thursday, November 06, 2008	Sheet	34	of	54


CODEC POWER








SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K




Use an 80mil to connection or place a 1206 resistor under CODEC with double vias.



GAIN0	GAIN1	Av(inv)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




ACCELEROMETER




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	Accelerometer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date: Thursday, November 06, 2008				Sheet 37	of 54


Left side USB CONNECTOR




Left side ESATA5/USB2 combination Connector




Right side USB 0&1 Board Conn




Finger printer





BT Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-4114P
				Date:	Thursday, November 06, 2008
				Sheet	38 of 54
				Rev	0.1




SPI Flash (8Mb*1)

























LPC Debug Port



LPC Debug Port




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4114P	0.1
				Date:	Thursday, November 06, 2008	Sheet 39 of 54






Security Classification	Compal Secret Data			Compal Electronics, Inc. EC KB926/KB conn		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4114P	0.1
				Date:	Thursday, November 06, 2008	Sheet 40 of 54

for debug only


ON/OFF Button Connector(delete)TP ON/OFF




MDC 1.5 Conn.




M/B TO TP/B




SWITCH BOARD.




HDD LED




TouchPAD ON/OFF LED



Reed switch BOARD.




Battery Charge LED




White LED: VF=3V, IF = 10mA, Res = 200 ohm
Amber LED: VF=1.8V, IF = 8mA, Res = 390 ohm

WLAN and BT LED inform pin to KBC




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TP,MDC,ON/OFF,S/W,LED,Reed	
Size		Document Number		Rev	
Custom		LA-4114P		0.1	
Date:		Thursday, November 06, 2008		Sheet 41 of 54	

H47, H48 -Stand off of MODEM on BOT Side




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	200810/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE-SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCREW HOLE		
				Size	Document Number	Rev
				Custom	LA-4114P	0.1
Date: Thursday, November 06, 2008				Sheet	42	of 54


+5VALW TO +5VS




+3VALW TO +3VS




+1.8V TO +1.8VS




+1.2VALW TO +1.2V_HT




+3VALW TO +3V




+1.2VALW TO +1.2V



DIM LED




Discharge circuit





Reserve until SI-1 stage after SB
USB PHY power saving report

Change to +3VL(same as EC)
to avoid leakage





Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	DC/DC Circuits	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date	Thursday, November 06, 2008
				Sheet	43 of 54


BATT1
45@CR2032 RTC BATTERY




PH1 under CPU bottom side :
CPU thermal protection at 95 +-3 degree C
Recovery at 47 +-3 degree C




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2007/08/02				Title			
Deciphered Date				200810/11				DC Connector/CPU_OTP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE-SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date:				Thursday, November 06, 2008				Sheet 44 of 53			



Security Classification	Compal Secret Data			Title		
Issued Date	2007/08/02	Deciphered Date	200810/11	3.3VALWP/5VALWP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4114P	0.1
				Date:	Thursday, November 06, 2008	Sheet 46 of 53



(8A,320mils ,Via N0.=16)




(4A,160mils ,Via N0.=8)



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2007/08/02	Deciphered Date	200810/11	Title	1.8VP/1.2VALWP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custom			
				LA-4114P		Rev	0.1
				Date:	Thursday, November 06, 2008		Sheet


Connect to EC pin 110.



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	200810/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE-SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-4114P
				Date:	Thursday, November 06, 2008
				Sheet	50 of 53

Compal Electronics, Inc.
CPU CORE

Rev 0.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	200810/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA_CORE	
Size	Document Number	Rev		LA-4114P	
Date:	Thursday, November 06, 2008	Sheet	51	of	53

LA-4112P_Rev0.1 -> 0.2 Product Improvement Record (P.I.R.)

BOM change list:

1. Stuff R41(220 Ohm), R26(300 Ohm), R28(300 Ohm). (Page 6)-* AMD recommend.
2. Stuff R1101(10K Ohm). (Page 21)-* Strengthen PCI-E swing to meet PCI-E spec.
3. Un-Stuff R1061,R1062,R1064/Change R214,R211,R217 from 150 -> 75 Ohm/C858,C476,C472 from 22p -> 6pF/Chagne L47,L48,L49 type (Page 16/25)-* Tune CRT(R/G/B) rising & falling skew time to meet SPEC.
4. Change C863 1000p -> 0.047uF. (Page 24)-* For LED Panel power up timing >0.5mSec.
5. Change C643,C652 18p -> 12pF. (Page 26)-* Tune RTC 32K Caps to meet HP SVTP spec.
6. Change R323 11.8K -> 11K Ohm. (Page 27)-* Tune the value to meet USB EE spec.
7. Change R356 10K -> 2.2K Ohm. (Page 30)-* ATI recommend.
8. Change C1040 10U -> 1UF. (Page 36)-* Reduce Power up "BOBO" noise.
9. Change Keyboard connector type. (Page 40)-* For ME request.
10. Change Reed Switch Board connector type. (Page 41)-* For ME request.
11. Un-stuff C9. (Page 4)-* Fixed Caps issue noise.
12. Change R371 10K -> 300 Ohm. (Page 10)-* ATI recommend.
13. Un-stuff L2,L4,L6,L9,L7/Stuff C170,C172,C175,C178,C176 0 Ohm. (Page 11)-* ATI RX781 changed recommend.
14. Un-stuff R1054/Stuff C252 0 Ohm. (Page 13)-* ATI RX781 changed recommend.
15. Un-stuff C250,C253. (Page 13)-* Follow 17" AMD circuit change.
16. Change C101,C102 1K->3K Ohm. (Page 14)-* ATI recommend.
17. Un-stuff R1067. (Page 16)-* Follow 17" AMD circuit circuit change.
18. Un-stuff R1155,R1157,R1159. (Page 28)-* Dont need to reserve it for UMA side port buffer strapping.

Circuit change list:

1. Del Q6, Q5 (Page 10)-* Dont need to reserve it.
 2. Divide DPA_PDD & DPB_PVDD power.(Page 16)-* ATI recomment.
 3. Del Q155 (Page 26)-* Dont need to reserve it.
 4. Chagne PCICLK output source to LPCCLK1 output. (Page 26)-* Follow 17" AMD circuit change.
 5. Add SSC circuit for AZ bus BIT CLK. (Page 27)-* EMI request.
 6. Delete R1002,R1005. (Page 36)-* Dont need to reserve it for line out serial resistor from CODEC to AMP.
 7. Modify JP20 speaker signals define. (Page 36)-* DB stage define error fix.
 8. Chagne C802 position to +3VALW. (Page 38)-* DB stage +3VAUX_BT leakage fix.
 9. Chagne U24 power source from +3VALW -> +3VL. (Page 39)-* Power souce need to be the same power source of SPI ROM.
 10. Delete LPC debug port circuit. (Page 39)-* With BIOS discuss and delete it.
 11. Add power requesting net "VFIX_EN". (Page 40)-* Power request.
 12. Change JP36 pin7 GND -> NC. (Page 41)-* Follow Riply pin define.
 13. Swap D45 T/P LED. (Page 41)-* DB Stage LED behavior error fix.
 14. Add a signal AC_LED# of EC pin97 & VFIX_EN of EC pin110. (Page 40)-* Power request.
 15. Change AC IN pull high from +3VALW to +3VL_EC. (Page 40)-* Power request.

Security Classification				Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2007/10/11		Deciphered Date		2008/10/11		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PIR							
								Size		Document Number			Rev 0.1		
								Date:		Thursday, November 06, 2008		Sheet 52 of 54			

Version Change List (P. I. R. List) for Power Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	46	3.3VALWP/5VALWP	12/31	Compal	PWR request	Add PU302, control signal changed to ACOFF	
2	51	VGA_COREP	12/31	Compal	PWR request	Connect the PR715 and PC714 to PQ703 pin1	
3	51	VGA_COREP	12/31	Compal	EMI request	Change PC705 to 2220pF	
4	50	CPU_CORE	12/31	Compal	EMI request	Add PC238, PC239, PC240, PC248	
5	50	CPU_CORE	12/31	Compal	Vendor request	Change PR221 and PR231 to 16.6K_ohm Change PR217 and PR233 to 4.02K_ohm Change PR223 to 17.8K_ohm Change PR224 to 100K_ohm	
6	45	Charger	12/31	Compal	EMI request	add PC128	
7	45	Charger	01/04	Compal	PWR request	Change PQ102 to FDS6675BZ	
8	50	CPU_CORE	01/04	Compal	PWR request	Change PQ204, PQ205, PQ207, PQ208 to FDS6676AS Add PQ209 and PQ234 to fix CPU core voltage.	
9	44	DC Connector /CPU_OTP	01/09	Compal	AC LED change to KBC control	AC_LED connect to KBC pin 97	
10	51	VGA_COREP	02/27	Compal	Change VGA low voltage to 0.95V	Change PR712 to 49.9K_ohm and PR711 to 37.4K_ohm	
11	46	3.3VALWP/5VALWP	02/27	Compal	Change OTC shun down pin.	Change OTC shun down pin to PU301 pin13.	
12	50	CPU_CORE	03/03	Compal	EMI request	Add PC249, PC250	
13	45	Charger	03/03	Compal	EMI request	Add PC129	
14	50	CPU_CORE	03/03	Compal	HW request	Add H_PWRGD	
15	44	DC Connector /CPU_OTP	04/02	Compal	AC LED issue	Chaange AC_LED# pull high to +3VLP	
16	50	CPU_CORE	04/24	Compal	acoustic noise	Add PC251	
17	44	DC Connector /CPU_OTP	04/24	Compal	HW CPU thermal protection change to 95 +-3 degree C	Chaange PR12 to 2.21K_ohm	

Circuit change list:

- | | | | | | | | |
|---|--|-----------------------------|--|--------------------------|-----------------|-----------|--|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | | |
| Issued Date | | 2007/10/11 | | Deciphered Date | | 200810/11 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Title | | | |
| | | | | PIR | | | |
| | | | | Size | Document Number | | |
| Date: | | Thursday, November 06, 2008 | | Sheet | | 54 of 54 | |

LA-4112P Rev0.3 -> 1.0 Product Improvement Record (P.I.R.)

Circuit change list:

1. Reserve R59, R60, R61. (Page 6)-* AMD suggest to reserve the pull high/down resistor of these test pin.
2. Add C477 0.1UF. (Page 23)-* For EMI recommand.
3. Change R906 from 0 ohm to 1k ohm. (Page 36)-* For reduce MIC background noise issue.
4. Change SMB DA1/CK1 pull high power rail from +3VALW to +3VL. (Page 40)-* EC recommand & follow Riply change list.
5. Add C819 0.1UF & D31 ESD diode. (Page 41)-* For EMI recommand.
6. Add R414 & R415 0 ohm. (Page 43)-* no support DIM function.
8. Add R140 & R234 750k ohm. (Page 43)-* Solve Rds on issue.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR	
				Size	Document Number
				Date:	Thursday, November 06, 2008
				Sheet	55 of 55
				Rev	0.1