




SA1 BLOCK DIAGRAM

Merom / Crestline / ICH8-M







	PULL HIGH	PULL LOW
PCI_F5/ITP_EN	ITP/ITP#	SRC8/SRC8#
PCI2/TME	Overclocking of CPU and SRC not allowed	Overclocking of CPU and SRC allowed



CPU Clock select



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100.00	100	33
0	0	1	133.33	100	33
0	1	1	166.66	100	33
0	1	0	200.00	100	33
0	0	0	266.66	100	33
1	0	0	333.33	100	33
1	1	0	400.00	100	33
1	1	1	200.00	100	33




GCLK_SEL = FCTSEL1

FCTSEL1 (PIN6)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96	DOT96#	SRC-1/LCDT_100	SRC-1#LCDT_100
1 = External VGA	SRC-0	SRC-0#	27Mout-NSS	27Mout-SS





Populate ITP700Flex for bringup








Ivcc Max 52A


Ivccp Max 6A(VCCP supply before Vcc stable)

Max 2A(VCCP supply after Vcc stable)


Ivcca Max 130mA




Layout Note:
Route VCCSENSE and VSSSENSE
traces at 27.4ohms and length
matched to within 25 mil. Place PU
and PD within 2 inch of CPU.



PROJECT : SA1
Quanta Computer Inc.



PROJECT : SA1
Quanta Computer Inc.



PROJECT : SA1
Quanta Computer Inc.


Size Custom	Document Number GMCH DMI/VIDEO(2 of 6)	Rev 4A
Date: Friday, July 20, 2007	Sheet 6	of 43




GMCH 1.05V	current(A)	Remark
VCC Core	1.573	(1.3A for external GFX)
VCC_AXG	7.7	for integrated Gfx
VCC_AXD	0.2	
VTT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	




VCC CORE



POWER



VCC SM





VCC GFX















































VCC SM LF






VCC SM LF



VCC GFX NCTF








PROJECT : SA1
Quanta Computer Inc.

Strap table


All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal.
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	IntelR Management Engine Crypto strap	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. 1= Intel Management Engine Crypto TLS cipher suite with confidentiality (default).
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port





DDRII A CHANNEL

Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.




DDRII B CHANNEL


Please these resistor
closely DIMMA, all
trace length<750 mil.Please these resistor
closely DIMMB, all
trace length<750 mil.


DDR2 Thermal Sensor S0-DIMM 0 & 1

Uninstall

PROJECT : SA1
Quanta Computer Inc.

13


[illegible]



Place TX DC blocking caps close ICH8.

<http://hobi-elektronika.net>

15



ICH8M Boot BIOS select

Boot BIOS Strap		
	GNT0#	SPI_CS1#
LPC	11	No stuff
PCI	10	No stuff
SPI	01	Stuff

SPI_CS1# R178 *1K 4



PCI_GNT0# R238 *1K 4

A16 SWAP Override strap

PCI_GNT3#	Low = A16 swap override enabled
PCI_GNT3#	High = Default

PCI_GNT3# R223 *1K 4

SB-PCI





PROJECT : SA1

Quanta Computer Inc.

Size Custom Document Number ICH8M PCIE(2 of 4) Rev 1A


Date: Friday, July 20, 2007 Sheet 15 of 43






ESD PORTECTION


CRT PORT





T : Stuffed for RTL8111B(10/100/1000)

E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q23	Q24
RTL8111B	Need	Need
RTL8101E	N/A	N/A



PROJECT : SA1
Quanta Computer Inc.

Note:

SD/MMC	MS	XD
SP0	SD WP	XD CD#
SP1	SD WP	XD CD#
SP2	SD WP	XD CD#
SP3	SD CD#	
SP4		XD D4
SP5	MS BS	XD D5
SP6	SD DAT1	MS D1
SP7	SD DAT0	MS D0
SP8	SD DAT7	MS D2
SP9	MS INS#	
SP10	SD DAT6	MS D3
SP11	SD CLK	MS SCLK
SP12	SD DAT5	XD D0
SP13	SD DAT4	XD WP#
SP14		XD R/B#
SP15	SD DAT3	XD WE#
SP16	SD DAT2	XD RE#
SP17		XD ALE
SP18		XD CE#
SP19		XD CLE




7 IN1 CARD-READER (PUSH-PUSH)


Support SD/MS/xD/SM/RS-MMC/MMC/miniSD cards

EC A-05

SP0	R235	0.4	SM CD#
SP1	R155	0.4	XD CD#
SP2	R151	0.4	SD WP
SP3	R146	0.4	SD CD#
SP4	R193	0.4	XD D4
SP5	R208	0.4	XD D5/MS BS
SP6	R214	0.4	SD DAT1/XD D3/MS D1
SP7	R186	0.4	SD DAT0/XD D6/MS D0
SP8	R219	0.4	SD DAT7/XD D2/MS D2
SP9	R226	0.4	MS INS#
SP10	R174	0.4	MS D3/SD DAT6/XD D7
SP11	R204	0.4	XD D1/SD CLK/MS SCLK
SP12	R240	0.4	SD DAT5/XD D0
SP13	R243	0.4	SD DAT4/XD WP#
SP14	R252	0.4	XD R/B#
SP15	R233	0.4	SD DAT3/XD WE#
SP16	R236	0.4	SD DAT2/XD RE#
SP17	R246	0.4	XD ALE
SP18	R250	0.4	XD CE#
SP19	R248	0.4	XD CLE



PROJECT : SA1
Quanta Computer Inc.






Int. Stereo Speakers

AUD SPK R1
AUD SPK R2
AUD SPK L1
AUD SPK L2



CN3
1
2
3
4

3800-E04N-00R



C565 100P/50V/NPO_4
C568 100P/50V/NPO_4
C566 100P/50V/NPO_4
C569 100P/50V/NPO_4





EXT. Mic in




Headphone out + Spdif Out (normal open)






GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




TO RJ11/USB PORT






CD-ROM CONNECTOR





SATA CONNECTOR




PROJECT : SA1
Quanta Computer Inc.


Size Custom	Document Number SATA HDD,ODD,USB	Rev 4A
Date: Monday, July 23, 2007	Sheet 27	of 43







FINGERPRINT CONNECTOR






TOUCHPAD SWITCH CONN




WIRELESS LED








<http://hobi-elektronika.net>



For New Keyboard use.





LED INDICATOR




SWITCH/Volume cintral BOARD




NEWCARD



1.35A need 60 mil





0.75A need 30~40 mil





1.35A need 60 mil


0.75A need 30~40 mil




























EC A-01 /28 Add EMI EC1~EC52 for EMI use
EC A-02 /18 Add EMI EC49, EC50,C582,C583 for EMI use.
EC A-03 /24 Add EMI R509,R510 for EMI use.
EC A-04 /21 CN12 Pin9 and Pin10 connect to GND
EC A-05 /23 Change All SP0~SP19 0 ohm to 33 Ohm
EC A-06 /14 Add EMI request C589~C593
EC A-07 /6 Add EMI request C594~C595
EC A-08 /24 Add R374 0 Ohm for Audio SPDIF Detec.
EC B-09 /28 Remove EB2 for EMI.
EC B-10 /19 Add R511~R514 for Fix SDVO issue
EC B-11 /30 Mount R372 R373 R379 for Volume Contral.
EC B-12 /31 Cgange D1 and D2 connect to +3.3V_LED for S3 S4 off.
EC B-13 /30 Add VHS 10K Pull-high for Wake up.
EC B-14 /18 Chnage to HALL sensor SW5, Del SW6 C588 C587.
EC B-15 /17 Change C509 from 0.1U to 1U for Loss of ODD on Vista.
EC B-16 /24 Change L20 L22 some L19 BK1608HM241-T.
EC B-17 /24 Change R503 connect to +AVDDA
EC B-18 /16 M/B ID change to 1101.
EC B-19 /24 Add R516 R517 C596 for IDT request.
EC B-20 /6 Add R518 R519 R520 to meet Intel Check list.
EC B-21 /18 Add R521 100K for meet Intel checklist.
EC B-22 /27 Add R522 R523 for ODD Pull-high
EC B-23 /18/29 Change USB3 and USB8 for S3 as mouse attach usb port near by RJ11 with FPR.
EC B-24 change C467,C470,C472,C192,C221,C222,C237,C238,C239,C240 from 0603 to 0402, and C9 C40 C58 to 10U.
EC B-25 /24 Add C576 for THD+ pass.
EC B-26 /2 Change C257,C264,C267 to 15P for meet Clock test Pass.
EC B-27 /19 Change R42 to 750 for meet HDMI .
EC B-28 /31 LED schematic follow MA8
EC B-29 /19 EMI request from 100P to 680P.
EC B-30 /23 change C301 C302 to 15P.
EC B-31 /24 EMI request Add C608~C611 R526~R530.
EC C-32 /24 Add U16 for Audio noise and SPDF issue.
EC E-33 Chnage USB C399,C403,C372,C376 Varistor to 0402 for Cost down.



PROJECT : SA1
Quanta Computer Inc.